The week's pick
Random Articles
Reseach Article
A Proposed Off-Line DVS Approach for Minimizing Energy Consumption
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 91 - Number 14 |
| Year of Publication: 2014 |
| Authors: Suaiman M Abbas, Yarub Y Abbas |
10.5120/15947-4980
|
Suaiman M Abbas, Yarub Y Abbas . A Proposed Off-Line DVS Approach for Minimizing Energy Consumption. International Journal of Computer Applications. 91, 14 ( April 2014), 8-15. DOI=10.5120/15947-4980
Abstract
This paper concerns with the issue of minimizing of ever increasing energy consumption in computer systems . The minimization of energy consumption can be achieved by help of hardware feature in the processors called Dynamic Voltage Scaling (DVS). When the applied voltage on processor decreased then the energy consumption of processor will decrease ,but at the same time the speed of the processor will also decrease . The decision of when and how much to change the applied voltage will be the job of the DVS algorithm. One of the software methods to maximize energy saving is redistributing the available slack among the tasks . An important derivation of slack distribution among tasks says that when the processor execute all tasks with only one clock frequency then the energy consumption is minimized, and the proposed algorithm adapted this derivation in its kernel as optimum energy saving solution . This paper proposes an algorithm to solve the problem of deadline violation of tasks (the violation happen due to distribution of the slack among tasks) by new method which eliminates the amount of violation from the total slack and redistribute the updated slack again.
References
- R. B. Prathipati, 2004. Energy Efficient Scheduling Techniques For Real-Time Embedded Systems . M. Sc . Thesis, Texas A&M University.
- S. H,. Gunther,F. Binns,D. M. Carmean,J. C. Hall,2001. Managing the Impact of Increasing Microprocessor Power Consumption . Desktop Platforms Group ,Intel Technology Journal Q1,Intel Corp.
- P. Chaparro,G. Magklis,J. Gonzalez,A. Gonzalez,2002. Using MCD-DVS for Dynamic Thermal Management Performance Improvement . Intel Barcelona Research Center ,Intel Labs.
- C. h. Hsu, W. C. Feng,2004. Effective Dynamic Voltage Scaling through CPU-Boundedness Detection ,The 4th workshop on power aware Computer Systems ,Portland ,Oregon . Los Almos National Lbs.
- J. R. Lorch. 2001. Operating Systems Techniques for Reducing Processor Energy Consumption . PhD . Thesis ,University of California ,Berkeley.
- K. Nose,2001. Circuit Design for Low-power High Speed VLSI Processor in 0. 5 V Generation ,PhD Thesis ,University of Tokyo,
- M. Horoitz, T. Indermaur, R. Gonzalez, 2001. Low-Power Digital Design, Center for Integrated Systems, Stanford University.
- J. A. Mouw, K. Langendoen, J. Pouwelse, 2002. LART Lessons Learned; cpu frequency, Ottawa Linux Sympoium.
- D. Zhu,R. Melhem,B. R. Childers,2003. Scheduling with Dynamic Voltage/Speed Adjustment using Slack Reclamation in Multiprocessor Real-time Systems . IEEE transactions on parallel and distributed systems ,Vol 14,No7.
Index Terms
Keywords