CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems

by Amjadha.a, E.konguvel, J.raja
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 89 - Number 12
Year of Publication: 2014
Authors: Amjadha.a, E.konguvel, J.raja
10.5120/15683-4519

Amjadha.a, E.konguvel, J.raja . Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems. International Journal of Computer Applications. 89, 12 ( March 2014), 23-28. DOI=10.5120/15683-4519

@article{ 10.5120/15683-4519,
author = { Amjadha.a, E.konguvel, J.raja },
title = { Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems },
journal = { International Journal of Computer Applications },
issue_date = { March 2014 },
volume = { 89 },
number = { 12 },
month = { March },
year = { 2014 },
issn = { 0975-8887 },
pages = { 23-28 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume89/number12/15683-4519/ },
doi = { 10.5120/15683-4519 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:09:03.710634+05:30
%A Amjadha.a
%A E.konguvel
%A J.raja
%T Design of Multipath Delay Commutator Architecture based FFT Processor for 4th Generation Systems
%J International Journal of Computer Applications
%@ 0975-8887
%V 89
%N 12
%P 23-28
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

The FFT/IFFT processor is widely used in various areas such as 4G telecommunications, speech and image processing, medical electronics and seismic processing, etc. In this paper an efficient implementation of FFT/IFFT processor for multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) systems with variable length is presented. This paper opts memory scheduling and Multipath Delay Commutator (MDC) as the hardware architecture. Radix-Ns butterflies are used at each stage, where Ns denote the number of data streams, so that there is only one butterfly is used in each stage. For area and time optimization and to reduce power consumption, the Read Only Memories (ROM'S) which is used to store twiddle factor is replaced by complex multiplier. The design reduces the use of logic elements to 2. 21% from 10. 46% and achieves a maximum clock set up time of 3. 981ns (251. 19MHz) and worst case Tco of 49. 314ns. The result shows the advantages of the proposed scheme in terms of area and power consumption.

References
  1. B. M. Baas (1999), 'A low-power, high-performance, 1024-point FFT processor,' IEEE J. Solid-State Circuits, Vol. 34, no. 3, pp 380–387.
  2. Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, and Sao-Jie Chen,(2011),' A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications 'IEEE transaction,Vol 57 no. 1
  3. Kai-Jiun Yang, Shang-Ho Tsai, and Gene C. H. Chuang, (2013), 'MDC FFT/IFFT processor with variable length for MIMO-OFDM systems' IEEE transaction, Vol. no. 21, pp- 4.
  4. M. S. Patil, T. D. Chhatbar, and A. D. Darji, (2010), "An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX," in Proc. Int. Conf. Signal Process. Commun, pp. 1–4.
  5. S. He and M. Torkelson (1996), "A new approach to pipeline FFT processor," IEEE Int. Parallel Process. Symp. pp. 766–770.
  6. T. Sansaloni, A. Perex-Pascual, V. Torres,(2005), "Efficient pipeline FFT processors for WLAN MIMO-OFDM systems," Electron. Lett. Vol. 41, no. 19, pp. 1043–1044.
  7. W. Fan and C. S. Choy (2012), "Robust, low-complexity, and energy efficient downlink Baseband receiver design for MB-OFDM UWB system," IEEE Trans. Circuits Syst. I, Reg. papers, Vol. 59, no. 2, pp. 399–408.
  8. Y. Chen, Y. W. Lin and C. Y. Lee (2006), "A block scaling FFT/IFFT processor for WiMAX applications," in Proc. IEEE Asian Solid-State Circuits Conf. , pp. 203–206.
  9. Y. W. Lin, H. Y. Liu and C. Y. Lee (2004), "A Dynamic Scaling FFT Processor for DVB-T Applications," IEEE journal of solid-state circuits, Vol. 39, no. 11.
  10. Y. W. Lin and C. Y. Lee (2007), "Design of an FFT/IFFT processor for MIMO -OFDM Systems," IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 54, no. 4, pp 807–815.
Index Terms

Computer Science
Information Sciences

Keywords

Fast Fourier transform (FFT) Memory scheduling Complex multiplier MIMO OFDM.

Powered by PhDFocusTM