International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 88 - Number 7 |
Year of Publication: 2014 |
Authors: Manju Devi, Arunkumar P Chavan, K. N Muralidhara |
10.5120/15366-3869 |
Manju Devi, Arunkumar P Chavan, K. N Muralidhara . A 1.5-V, 10-bit, 200-MS/s CMOS Pipeline Analog-to-Digital Converter. International Journal of Computer Applications. 88, 7 ( February 2014), 35-39. DOI=10.5120/15366-3869
Analog-to-digital converters (ADCs) are required in almost all communication and signal processing applications. This paper describes a 1. 5-v, 10-bit, 200-Msample/s pipeline analog-to-digital converter in 0. 18-µm CMOS technology. The entire circuit architecture is built with a modular approach consisting of identical units organized into an easily expandable pipeline chain. The converter uses ten stage pipelined architecture with fully differential analog circuits, with a full-scale sinusoidal input at 10 MHz's A special focus is made on pipelined ADC for its superior performance in terms of speed and resolution.