The week's pick
Random Articles
Reseach Article
Virtex 4 FPGA Implementation of Viterbi Decoded 64-bit RISC for High Speed Application using Xilinx
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 88 - Number 14 |
| Year of Publication: 2014 |
| Authors: Ritam Dutta, Charles Van Der Mast |
10.5120/15422-4011
|
Ritam Dutta, Charles Van Der Mast . Virtex 4 FPGA Implementation of Viterbi Decoded 64-bit RISC for High Speed Application using Xilinx. International Journal of Computer Applications. 88, 14 ( February 2014), 30-35. DOI=10.5120/15422-4011
Abstract
In the modern era of electronics and communication decoding and encoding of any data(s) using VLSI technology requires low power, less area and high speed constrains. The viterbi decoder using survivor path with necessary parameters for wireless communication is an attempt to reduce the power and cost and at the same time increase the speed compared to normal decoder. This paper presents three objectives. Firstly, an orthodox viterbi decoder is designed and simulated. For faster process application, the Gate Diffused Input Logic (GDIL) based viterbi decoder is designed using Xilinx ISE, simulated and synthesized successfully. The new proposed GDIL viterbi provides very less path delay with low power simulation results. Secondly, the GDIL viterbi is again compared with our proposed technique, which comprises a Survivor Path Unit (SPU) implements a trace back method with DRAM. This proposed approach of incorporating DRAM stores the path information in a manner which allows fast read access without requiring physical partitioning of the DRAM. This leads to a comprehensive gain in speed with low power effects. Thirdly, all the viterbi decoders are compared, simulated, synthesized and the proposed approach shows the best simulation and synthesize results for low power and high speed application in VLSI design. The Add-Compare-Select (ACS) and Trace Back (TB) units and its sub circuits of the decoder(s) have been operated in deep pipelined manner to achieve high transmission rate. Although the register exchange based survivor unit has better throughput when compared to trace back unit, but in this paper by introducing the RAM cell between the ACS array and output register bank, a significant amount of reduction in path delay has been observed. All the designing of viterbi is done using Xilinx ISE 12. 4 and synthesized successfully in the FPGA Virtex 4 target device operated at 64. 516 MHz clock frequency, reduces almost 41% of total path delay.
References
- Arkadiy Morgenshtein, M Moreinis and R Ginosar, 2004. "Asynchronous Gate-Diffusion-Input (GDI) Circuits" IEEE Transactions on VLSI Systems, 12, pp. 847-856.
- El-Dib D. A. and M. I. Elmasry. 2004, "Modified register-exchange Viterbi decoder for low power wireless communications", IEEE Trans. Circuits Syst. I, Reg. 51, pp. 371–378.
- Song li and qing-ming yi. , 2006. 'The Design of High-Speed and Low Power Consumption Bidirectional Viterbi Decoder". Fifth International Conference on Machine Learning and Cybernetics. pp. 3886-3890.
- Mohammad K. Akbari and Ali Jahanian, 2004, "Area efficient, Low Power and Robust design for Add Compare and Select Units," Proceedings of the IEEE Conferecne on EUROMICRO Systems on Digital System Design (DSD '04).
- Arkadiy Morgenshtein, Fish, and I. A. Wagner 2001, "Gate-diffusion input (GDI) – A novel power efficient method for digital circuits: A detailed methodology" in Proc. 14th IEEE Int. ASIC/SOC Conf. , pp. 39–43.
- Arkadiy Morgenshtein, M Moreinis and R Ginosar, 2004. "Asynchronous Gate-Diffusion-Input (GDI) Circuits" IEEE Transactions on VLSI Systems, 12, pp. 847-856.
- F. Chan and D. Haccoun. Adaptive Viterbi Decoding of Convolutional Codes over Memoryless Channels. IEEE Transactions on Communications, 45(11):1389–1400, Nov. 1997.
- http://www. xilinx. com/products/silicondevices/fpga/virtex-6
- Denton J. Daily (2004), "Programming Logic Fundamentals using Xilinx ISE and CPLDs," in Prentice Hall, 203 pages.
- www. xilinx. com/training/languages/designing-with-vhdl. htm
- Chu C. -Y. , Y. -C. Huang and A. Y. Wu, 2008, "Power Efficient Low Latency Survivor Memory Architecture for Viterbi Decoder". IEEE International Symposium on VLSI Design Automation, and Test, pp. 228-231.
- www. digilentinc. com/Products/Detail. cfm?NavPath=ATLYS
- Man Guo, M. Omair Ahmad, M. N. S. Swamy, and Chunyan Wang , "A Low-Power Systolic Array-Based Adaptive Viterbi Decoder and its FPGA Implementation", International Symposium on Field-Programmable Technology 2003, Vol 2, Page(s)- 276 - 279, 25-28 May 2003.
- Abdulfattah M. Obeid, Alberto Garcia, Mihail Petrov, Manfred Glesner ,"A Multi – path high speed Viterbi decoder" , Proceedings of the 2003 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003, Vol 3, Issue, 14-17 Page(s): 1160 – 1163, December 2003.
- www. xilinx. com/products/boards/v6conn/reference_designs. html
Index Terms
Keywords