We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Review of FPGA Implementation of Reed-Solomon Encoder-Decoder

by Vaibhav J. Babrekar, Swati V. Sakhare
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 87 - Number 8
Year of Publication: 2014
Authors: Vaibhav J. Babrekar, Swati V. Sakhare
10.5120/15228-3749

Vaibhav J. Babrekar, Swati V. Sakhare . Review of FPGA Implementation of Reed-Solomon Encoder-Decoder. International Journal of Computer Applications. 87, 8 ( February 2014), 16-19. DOI=10.5120/15228-3749

@article{ 10.5120/15228-3749,
author = { Vaibhav J. Babrekar, Swati V. Sakhare },
title = { Review of FPGA Implementation of Reed-Solomon Encoder-Decoder },
journal = { International Journal of Computer Applications },
issue_date = { February 2014 },
volume = { 87 },
number = { 8 },
month = { February },
year = { 2014 },
issn = { 0975-8887 },
pages = { 16-19 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume87/number8/15228-3749/ },
doi = { 10.5120/15228-3749 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T22:05:23.900678+05:30
%A Vaibhav J. Babrekar
%A Swati V. Sakhare
%T Review of FPGA Implementation of Reed-Solomon Encoder-Decoder
%J International Journal of Computer Applications
%@ 0975-8887
%V 87
%N 8
%P 16-19
%D 2014
%I Foundation of Computer Science (FCS), NY, USA
Abstract

An important function of any modern digital communication system is error control coding (ECC). Such coding is the field of communications that deals with techniques for detecting and correcting errors in a signal. ECC is especially useful in wireless communication systems. RS codes are the most powerful in the family of linear block codes and are arguably the most widely used type of error control codes. RS code is a type of Forward Error Correction (FEC) code and it is a non-binary, linear and cyclic block error correcting code. In this paper, the proposed work is to implement the encoder and decoder of Reed-Solomon (RS) coding scheme on the platform of VLSI using the Euclid's algorithm. Implementation will be done on VLSI Hardware Description Language (VHDL) and the operation and results can be seen on Field Programmable Gate Array (FPGA).

References
  1. B. Tiwari and M. Rajesh, "FPGA Implementation of RS Codec for digital Video Broadcasting", VSRD-IJEECE, Vol. 2, 2012, 86-77
  2. "Reed-Solomon error correction", http://en. wikipedia. org/wiki/Reed-Solomon_error _correction, Jan. 11, 2011.
  3. "Reed-Solomon (RS) Coding Overview", VOCAL Technologies, Ltd. , Rev. 2. 28n, 2010.
  4. Bernard Skalar and Pabritra Kumar Ray, "Digital Communications: Fundamentals & Applications", Pearson, Edition 2, Jan. 2009.
  5. Kanny Chung Chun Wai and Dr Shanchieh jay Yang "Field Programmable Gate Array Implementation of Reed—Solomon code RS (255,239)", http://www. ce. rit. edu/~sjyeec /paper/workshop-rs-codec. pdf, Sept. 10, 2010.
  6. A. Hikmat "Implementation of Reed Solomon Encoder/Decoder Using FPGA", Journal of Engineering and Development, Vol. 10, No 3, September 2006.
  7. "Reed Solomon decoder", Lattice Semiconductor Corporation 2012. Http://www. latticesemi. com/products/intellectualproperty/ipcores/reedso lomondecoder. cfm
  8. H. Lee and A. Azam " pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed Solomon decoder", ELECTRONICS LETTERS 18th September 2003 Vol. 39 No. 19.
  9. Peter J. Ashenden, "The Designer's Guide to VHDL", Morgan Kaufmann Publishers, Edition 2, 2004.
  10. J. Bhasker, "A VHDL PRIMER", Prentice-Hall India, Edition 3, 1998.
  11. Peter J. Cameron, "Galois Fields,? The Encyclopedia of Design theory", May 30, 2003.
  12. Mustafa ELHAROUSSI, Asmaa HAMYANI, Mostafa BELKASMI ENSIAS RABAT MAROC, "VHDL Design and FPGA Implementation of a Parellel Reed-Solomon (15, K, D) Encoder/Decoder" (IJACSA) 2013, Vol. 4
  13. Yung-Kuei Lu; Ming-Der Shieh, "Efficient Architecture for Reed-Solomon Decoder" VLSI Design, Automation and Test (VLSI-DAT) 2012 International Symposium on Digital Object Identifier.
  14. Aqib. Al Azad, Minhazul. Huq, Iqbalur. Rahman Rokon, "Efficient Hardware Implementation of Reed-Solomon Encoder and Decoder in FPGA using Verilog" (ICAEPE'2011) Bangkok Dec. , 2011
  15. Barbosa, T. C. ; Moreno, R. L. ; Periera, T. C. ; Ferriera, L. H. C. "FPGA Implementation of a Reed-Solomon CODEC for OTN G. 709 Standard with Reduced Decoder Area" Wireless Communications Networking and Mobile Computing (wicom), 2010 6th International Conference on Digital Object Identifier.
  16. SUBHASHREE DAS "VHDL IMPLEMENTATION OF REED-SOLOMON CODING " M. Tech. Thesis, Electronics and Communication Engineering, NIT Rourkela, 2011.
  17. V. K. Agrawal, Gaurav Mittal, Pankaj Goel, "REVIEW OF REED SOLOMON CODE FOR ERROR DETECTION AND CORRECTION" IJRIME JUNE-2012 Vol. 2
Index Terms

Computer Science
Information Sciences

Keywords

Reed-Solomon (RS) Galois field (GF) Generator Polynomial g(x) Forward error Correction (FEC) Code Rate Block Size

Powered by PhDFocusTM