International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 87 - Number 1 |
Year of Publication: 2014 |
Authors: Aaquil Bunglowala, Manisha Jain |
10.5120/15172-3047 |
Aaquil Bunglowala, Manisha Jain . Parallel Simulated Annealing Algorithm for Standard Cell Placement in VLSI Design. International Journal of Computer Applications. 87, 1 ( February 2014), 23-26. DOI=10.5120/15172-3047
Simulated Annealing (SA) is a stochastic based heuristic optimization technique based on physical process of metal crystallization. Optimization of Non-Deterministic polynomial hard (NP-hard) problems of non-trivial sizes is done using heuristic approach. Until now, simulated annealing (SA), genetic algorithm (GA) and Hopfield neural network (HNN) were individually used for solving the standard cell placement (SCP) problem. Simulated annealing established as a powerful SCP optimization tool, its drawback has always been its appetite for computational resources. In light of this, we are interested in the application of these parallel simulated annealing algorithms with respect to standard cell placement. Several generalized algorithms proposed for parallelizing simulated annealing, only a few have been applied to cell placement. Parallel moves has been the most popular strategy and in this paper we present a new implementation of this approach.