The week's pick
Reseach Article
Architectures and Methodologies for Reducing Power in Multipliers: A Literature Survey
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 85 - Number 4 |
| Year of Publication: 2014 |
| Authors: Mohinder Bassi, Pawandeep Kaur, Amandeep Singh |
10.5120/14833-3193
|
Mohinder Bassi, Pawandeep Kaur, Amandeep Singh . Architectures and Methodologies for Reducing Power in Multipliers: A Literature Survey. International Journal of Computer Applications. 85, 4 ( January 2014), 42-47. DOI=10.5120/14833-3193
Abstract
Multiplier is the most basic unit of any electronic hardware whether it is microprocessor in cell phone or any DSP's processors for signal processing. So power dissipation by multiplier is the most important parameter which is needed to be taken care of. So a lot of researches have been made till now and lot of efforts has been made to decrease the power consumption of this basic unit. From last few years number of promising technologies came into existence which had opted by electronic industries to reduce the power consumption of whole system so the battery backup can be increased and less energy will be wasted for different computations. The most dominant technology in VLSI till now is cmos. The static power dissipation is due to leakage current and the dynamic power dissipation is due to switching transient current as well as charging and discharging of load capacitance. Power of any multiplier can be reduced by simply designing a full adder which will consumes very less power [8]. Number of techniques arrives in past researches to reduce the power consumption of multipliers. Reversible computing gives new direction to low power VLSI and important Reversible gates are mentioned in this paper. Various different architecture of multiplier using reversible gates for reducing power is discussed.
References
- Maaz, M. B. , Abu-Shama, E. and Bayoumi, M. 1996. Fast and low power multiplier architecture. Proceedings of Midwest symposium on circuits and systems. USA. 53-56.
- C. H. Bennett, C. H. 1973. Logical reversibility of computation. IBM J. Res. Dev. Vol. 17. 525–532.
- Bennett. C. 1982. The thermodynamics of computation—a review. Int. J. Theoret. Phys. Vol. 21. 905–940.
- Matsui, M. and Burr, J. 1995. A Low-Voltage 32 x 32-Bit Multiplier in Dynamic Differential Logic Institute of Electrical and Electronics Engineers, STAR Laboratory, Stanford University, Stanford, CA. 34-35
- Devadas, S. and Malik, S. 1995. A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. 32nd ACM/IEEE Design Automation Conference. Institute of Electrical and Electronics Engineers. 242-247.
- Yibin, Y. and Roy, K. . Energy Recovery Circuits Using Reversible and Partially Reversible Logic. IEEE transactions on circuit and systems-1: fundamental theory and applications. Vol. 43, No. 9
- Cook, M. 2004. Universality in elementary cellular automata. Complex Syst. Vol. 15. 1–40.
- Wen, M. , Wang, S. and Lin, Y. 2005. Low-power parallel multiplier with column bypassing. Institute of Electrical and Electronics Engineers. Vol. 41, No. 10.
- Thapliyal, H. and Srinivas, M. B. 2005. Novel Reversible TSG Gate and Its Application for Designing Components of Primitive Reversible/Quantum ALU. IEEE ICICS.
- Thapliyal, H. and Srinivas, M. B. 2006. Novel Reversible Multiplier Architecture Using Reversible TSG Gate. Institute of Electrical and Electronics Engineers. Center for VLSI and Embedded System Technologies International Institute of Information Technology. Hyderabad. 100-103.
- Gupta, P. , Agrawal, A. and Jha, N. 2006. An Algorithm for Synthesis of Reversible Logic circuits IEEE. transaction on computer-aided design of integrated circuit and systems. Vol 25, No. 11.
- Hwang, Y. , Lin, J. , Sheu, M and Sheu, C. 2007. Low power multipliers using enhanced row bypassing schemes. Institute of Electrical and Electronics Engineers. 136-141.
- Banerjee, A. and Pathak, A. 2007. On the synthesis of sequential circuits. quant-ph. 1-9.
- Senthilpari, C. , Singh, A. K. and Diwakar, K. 2007. Low power and high speed 8x8 bit multiplier using non-clocked Pass Transistor Logic. International Conference on Intelligent and Advanced Systems .
- Yan, J. and Chen, Z. 2009. Low-Power Multiplier Design with Row and Column Bypassing. Institute of Electrical and Electronics Engineers. 227-230.
- Mahapatro, M. , Panda, S. K. , Satpathy, J. and Meraj, Saheel. 2010. Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation. International Symposium on Electronic System Design. IEEE.
- Babu, Y. and Syamala, Y. 2011. Implementation and testing of multipliers using reversible logic. Institute of Electrical and Electronics Engineers. IET international conference, on Advances in Recent Technologies in Communication and Computing. 171- 175.
- Yelekar, P. and Chiwande, S. 2011. Introduction to Reversible Logic Gates & its Application 2nd National Conference on Information and Communication Technology (NCICT) 2011 Proceedings in International Journal of Computer Applications (IJCA), No. 1 - Article 3.
- Hong, S. , Roh, T. and Yoo, H. 2011. A 145µW 8×8 Parallel Multiplier based on Optimized Bypassing Architecture. Institute of Electrical and Electronics Engineers. 1175-1178
- Ren, J. and Vasili, K. 2011. Progress With Physically and Logically Reversible Superconducting Digital Circuits. IEEE transactions on applied superconductivity, Vol. 21, No. 3.
- Prabhu, A. and Elakya, V. 2012. Design of Modified Low Power Booth Multiplier. Institute of Electrical and Electronics Engineers. 1-6.
- Thomsen, M. K. , Axelsen, H. B. and Gluck, R. 2012. Cleaning up: Garbage free reversible circuits by design languages. International Symposium on Electronic System Design.
- Khushwaha, O. and Kumar, U. 2012. Design Of Bypassing – Based Multipliers Using Ultra Low- Power Technique. International Journal of Engineering Research & Technology (IJERT) Vol. 1, No. 8.
- Gupta, R . , Malviya, U. and Kapse, V. 2012. Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors. Institute of Electrical and Electronics Engineers. 1-6.
- Morita, K. 2012. Reversible Computing Systems, Logic Circuits, and Cellular Automata. Third International Conference on Networking and Computing.
- Maity, M. and Ghosal, P. et. al. 2012. Design of Low Power Fault Tolerant Reversible Multiplexer Using QCA. IEEE. Third International Conference on Emerging Applications of Information Technology.
- Chuang, P. , Li, D. and Sachdev, M. 2013. Constant Delay Logic Style. Institute of Electrical and Electronics Engineers transaction. Vol. 21, No. 3, 554-565.
- Rakshith, T. R. and Rakshith, S. 2013. Design of High Speed Low Power Multiplier Reversible logic: a Vedic Mathematical Approach. International Conference on Circuits, Power and Computing Technologies.
Index Terms
Keywords