CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Power Efficient Design of Multiplexer based Compressor using Adiabatic Logic

by Richa Singh, Anjali Sharma, Rohit Singh
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 81 - Number 10
Year of Publication: 2013
Authors: Richa Singh, Anjali Sharma, Rohit Singh
10.5120/14052-2217

Richa Singh, Anjali Sharma, Rohit Singh . Power Efficient Design of Multiplexer based Compressor using Adiabatic Logic. International Journal of Computer Applications. 81, 10 ( November 2013), 45-50. DOI=10.5120/14052-2217

@article{ 10.5120/14052-2217,
author = { Richa Singh, Anjali Sharma, Rohit Singh },
title = { Power Efficient Design of Multiplexer based Compressor using Adiabatic Logic },
journal = { International Journal of Computer Applications },
issue_date = { November 2013 },
volume = { 81 },
number = { 10 },
month = { November },
year = { 2013 },
issn = { 0975-8887 },
pages = { 45-50 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume81/number10/14052-2217/ },
doi = { 10.5120/14052-2217 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:55:45.237504+05:30
%A Richa Singh
%A Anjali Sharma
%A Rohit Singh
%T Power Efficient Design of Multiplexer based Compressor using Adiabatic Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 81
%N 10
%P 45-50
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Demand of low power circuits design is increasing due to the large growth in portable digital equipment. In this reference adiabatic structure are used that provides a dramatic reduction in power dissipation by recycling some of the energy from output load capacitor and saving power in upper half of the network instead of dissipated as heat. In this paper a low power multiplexer based 4-2 compressor is designed using Positive feedback adiabatic logic. The compressor design is simulated at 0. 12µm technology using Microwind 3. 1. Simulated results shows that proposed design saves 54. 9% power than conventional CMOS based compressor.

References
  1. H. J. M. Veendrick, "Short-circuit Dissipation of Static CMOS Circuitry and its Impact on the Design of Buffer Circuits," IEEE Journal of Solid State Circuits, pp. 468-473, August 1984.
  2. A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low Power CMOS Digital Design," IEEE Journal of Solid-state Circuits, Vol. 27, No. 04, pp. 473-484, April 1999.
  3. Micah C. Knapp, Peter J. Kindlmann, Marios C. Papaefthymiou, "Implementing and Evaluating Adiabatic Arithmetic Units," IEEE Conference on Custom Integrated Circuits, pp. 115-118, 1996.
  4. M. Chanda, P. Sil, R. Mitra, A. Dandapat and H. Rahaman, "Comparative Analysis of Adiabatic Compressor Circuits for Ultra-Low power DSP application," International Conference on Advances in Recent technologies in Communication and Computing, pp. 355-359, 2010.
  5. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A System Perspective Reading, Pearson Education, Addison-Wesley, pp. 145-148.
  6. Sung-Mo Kang, Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design TATA McGRAW-HILL, pp. 197-519.
  7. Chip-Hong Chang; Jiangmin Gu; Mingyan Zhang ,"Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," IEEE Transactions on Circuits and Systems Vol. 51, pp. 1985-1997, October 2004.
  8. Yingtao Jiang, Al-Sheraidah, Yuke Wang, Edwin Sha and Jin-Gyun Chung, "A Novel Multiplexer-Based Low-Power Full Adder," IEEE Transactions on Circuit and Systems-2nd:Express Brief, Vol. 51, pp. 345-348, July 2004.
  9. Suhwan Kim, Ziesler, Conrad H. Ziesler and Marios C. Papaefthymiou, "Charge-Recovery Computing on Silicon," IEEE Transactions on Computers, Vol. 54, pp. 651-659, June 2005.
  10. Muhammad Arsalan and Maitham Shams, "Charge-Recovery Power Clock Generators for Adiabatic Logic Circuits," IEEE Conference on Embedded System designs, pp. 171-174, 2005.
  11. Sambhu N. Pradhan, Gopal Paul, Ajit Pal, Bhargab B. Bhattacharya, "Power Aware BDD-Based Logic Synthesis Using Adiabatic Multiplexer," IEEE Conference on Electrical and Computer Engineering, pp. 149-152, December 2006.
  12. Yasuhiro Takahashi, Youhei Fukuta, Toshilkazu Sekine, Michio Yokoyama, "2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic," IEEE Conference on Circuits And Systems, pp. 1484-1487, 2006.
  13. Hsiao-EnChang, Juinn-Dar Huang, Chia-I Chen, "Input Selection encoding for Low Power Multiplexer Tree," IEEE Conference on VLSI Design Automation and Test, pp. 1-4, 2007.
  14. Cihun-Siyong Alex Gong, Muh-Tian Shiue, Ci-Tong Hong and Kai-Wen Yao, "Analysis and Design of an Efficient Irreversible Energy Recovery Logic in 0. 18-µm CMOS," IEEE Transactions on Circuits and Systems," Vol. 55, NO. 9, pp. 2595-2607, October 2008.
  15. Etienne Sicard, Sonia Delmas Bendhia, Basic of CMOS Cell Design, TATA Mc GRAW-HILL, pp. 51-90.
  16. Etienne Sicard, Sonia Delmas Bendhia, Advance of CMOS Cell Design, TATA Mc GRAW-HILL, pp. 80-87.
  17. Etienne Sicard, Sonia Ben Dhia, Syed Mahfuzul Aziz, "Teaching CMOS Circuit Design in Nanoscale Technologies Using Microwind," Proceedings of the European workshop on microelectronics education, pp. 78-83, May 2010.
  18. Jianping Hu, Dong Zhou ,Ling Wang, Huiying Dong, "Low-power interface circuits between adiabatic and standard CMOS circuits," International Journal on Analog Integrated Circuits and Signal Processing, Vol. 60, pp. 105-115, August 2009.
Index Terms

Computer Science
Information Sciences

Keywords

BSIM CMOS VLSI PFAL Multiplexer.

Powered by PhDFocusTM