The week's pick
Reseach Article
Performance Estimation of n-bit Classified Adders
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 80 - Number 9 |
| Year of Publication: 2013 |
| Authors: Oday Abdul Lateef Abdul Ridha |
10.5120/13888-1809
|
Oday Abdul Lateef Abdul Ridha . Performance Estimation of n-bit Classified Adders. International Journal of Computer Applications. 80, 9 ( October 2013), 11-15. DOI=10.5120/13888-1809
Abstract
This work presents a performance estimation of classified n-bit binary adders. Since gate count and gate level depth directly related to speed, area, and power consumption of the adder circuit, therefore they are adopted as performance criteria. 2-inputs gate model is adopted as basic unit for the performance evaluation. The main focus of the work on carry ripple, carry lookahead, and multilevel carry select adders. The study showed that ripple carry adder is the best among other adders from area point of view. Whereas carry lookahead and multilevel carry select based on carry lookahead adders are the best from delay point of view. For the area delay product, 3 levels carry select adder based on carry ripple showed that it is the best.
References
- Olivieri, M. , Design of synchronous and asynchronous variable-latency pipelined multipliers. IEEE transaction on very large scale integration (VLSI) systems, Vol. 9: 256-262, 2004.
- R. UMA,Vidya Vijayan, M. Mohanapriya, Sharon Paul, Area, Delay and Power Comparison of Adder Topologies, International Journal of VLSI design & Communication Systems (VLSICS) Vol. 3, No. 1, February 2012.
- Shailesh Siddha, Area Efficient 4-Input Decimal Adder Using CSA and CLA, Journal of Science and Technology, Vol. 3 No. 2, 2013
- R. Uma, 4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits, International journal of advanced engineering sciences and technologies, Vol. 7, No. 2, 2011.
- Deepa Sinha, Tripti Sharma, K. G. Sharma, B. P. Singh, Ultra Low Power 1-Bit Full Adder, International Symposium on Devices MEMS, Intelligent Systems & Communication (ISDMISC) 2011 Proceedings published by International Journal of Computer Applications® (IJCA)
- Pudi, V. and Sridharan, K. "Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA " , IEEE Transactions on Nanotechnology, Volume:11 , Issue: 1, 2012.
- Jian-Fei Jiang; Zhi-Gang Mao; Wei-Feng He; Qin Wang, "A New Full Adder Design for Tree Structured Arithmetic Circuits", 2nd International Conference on Computer Engineering and Technology(ICCET), Vol. 4, pp. 246-249,2010.
- SubodhWairya, Rajendra Kumar Nagaria, and Sudarshan Tiwari, Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design, VLSI Design, Hindawi Publishing Corporation, Volume 2012, Article ID 173079
- Shubin, V. V. , Analysis and comparison of ripple carry full adders by speed , International Conference and Seminar on Micro/NanoTechnologies and Electron Devices(EDM), pp. 132-135, 2010.
- Ahmet Sertba? and R. Selami özbey, A performance analysis of classified binary adder architectures and the vhdl simulations, Istanbul university-Journal of electrical & electronics engineering, vol. 4, no. 1, 2004
- Morris Mano, Michael D. Ciletti, Digital Design With an Introduction to the Verilog HDL, Pearson Education, Inc, fifth edition, 2013.
- Stephen Brown and Zvonko Vranesic, Fundamentals of digital logic with VHDL design, McGraw Hill, third edition, 2009.
- M. Rajesh, R. Manikandan, Efficient Implementation of Carry Free Select Adder, Journal of Science and Technology ,Vol. 3, No. 2, 2013.
- Padma Devi, Ashima Girdher, Balwinder Singh, Improved Carry Select Adder with Reduced Area and LowPower Consumption, International Journal of Computer Applications, Vol. 3, No. 4, 2010.
Index Terms
Keywords