The week's pick
Reseach Article
FPGA based Speed Efficient Decimator using Distributed Arithmetic Algorithm
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 80 - Number 11 |
| Year of Publication: 2013 |
| Authors: Rajesh Mehra, Lajwanti Singh |
10.5120/13909-1959
|
Rajesh Mehra, Lajwanti Singh . FPGA based Speed Efficient Decimator using Distributed Arithmetic Algorithm. International Journal of Computer Applications. 80, 11 ( October 2013), 37-40. DOI=10.5120/13909-1959
Abstract
In this paper, an efficient FPGA implementation of a multipliers less decimator is presented for wireless application. DA has been used to implement a decimator taking advantage of embedded LUT based structure of FPGAs. Speed and area efficient solution is designed using half band polyphase decomposition FIR structure. The proposed decimator has been designed with MATLAB and synthesized with Xilinx synthesis tool (XST)10.1 and implemented on Spartan-3E based 3s500efg.320-4 FPGA device. Improvement of 28% in speed and 50% in area has been observed as compared to MAC based approach.
References
- Patrick Longa, Ali Miri. “Area-Efficient FIR Filter Design on FPGAs using Distributed Arithmetic”, IEEE International Symposium on Signal Processing and Information Technology, pp:248-252, 2006.
- A. Beygi, A. Mohammadi, A. Abrishamifar, “An FPGA Based Irrational Decimator for Digital Receivers”, IEEE International Conference on Signal Processing and its Application, pp: 1 – 4, 2007.
- Santhosh Y N, Cyril P R, Namita Palacha, “Design and VLSI Implementation of Interpolators/Decimators for DUC/DDC”, IEEE Conference on Emerging Trends in Engineering and Technology, pp: 755-759, 2010.
- Rajesh Mehra, Swapna Devi, “Optimized Design of Decimator for Alias Removal in Multirate DSP Applications”, Proceedings of the 10th WSEAS International Conference on Wavelet Analysis and Multirate Systems, pp: 100-103, 2010.
- Sonika Gupta, Aman Panghal. “Performance Analysis of FIR Filter Design by Using Rectangular, Hanning and Hamming Windows Methods”, IJARCSSE, Volume 2, Issue 6, June 2012
- Kanu Priya, Rajesh Mehra. “Area Efficient Design of FIR Filter Using Symmetric Structure”, International Journal of Advanced Research in Computer and Communication Engineering, Volume 1, Issue 10, December 2012.
- G. J. Dolecek, F. Harris, “Design of CIC Compensator Filter in a Digital IF Receiver”, IEEE International Conference on Communication and Information Technologies, pp: 638 – 643, 2008.
- Rajesh Mehra, Swapna Devi, “FPGA Based Design of High Performance Decimator using DALUT Algorithm”, ACEEE International Journal on Signal and Image Processing, Volume 1, pp. 9-13, 2010.
- Pramod Kumar Meher, Shrutisagar Chandrasekara, Abbes Amira, “FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic” IEEE Transaction On Signal Processing, Volume 56, No.7, 2008.
- Rajesh Mehra, Ravinder Kaur, “FPGA based Efficient Interpolator design using DALUT Algorithm”, NeTCoM 2010, CSCP 01, pp. 51–62, 2011
- Rajesh Mehra, Lajwanti Singh, “Cost Analysis and Simulation of Decimator for Multirate Applications”, International Journal of Computers and Technology, volume 11, pp. 2175-81, 2013.
Index Terms
Keywords