The week's pick
Reseach Article
FPGA Design and Implementation of Matrix Multiplication Architecture by PPI-MO Techniques
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 80 - Number 1 |
| Year of Publication: 2013 |
| Authors: Shivangi Tiwari, Shweta Singh, Nitin Meena |
10.5120/13825-1414
|
Shivangi Tiwari, Shweta Singh, Nitin Meena . FPGA Design and Implementation of Matrix Multiplication Architecture by PPI-MO Techniques. International Journal of Computer Applications. 80, 1 ( October 2013), 19-22. DOI=10.5120/13825-1414
Abstract
Matrix multiplication is the kernel operation used in many transform, image and discrete signal processing application. We develop new algorithms and new techniques for matrix multiplication on configurable devices. In this paper, we have proposed three designs for matrix-matrix multiplication. These design reduced hardware complexity, throughput rate and different input/output data format to match different application needs. These techniques have been designed implementation on Virtex-4 FPGA. We have synthesized the proposed designs and the existing design using Synopsys tools. Interestingly, the proposed parallel-fixed-input and multiple-output (PPI-MO) structure consumes 40% less energy than other two proposed structures and 70% less energy than the existing structure.
References
- Massoud Pedram, "Design Technologies for Low Power VLSI," Encyclopedia of Computer Science and Technology, pp. 1 – 32, 1995.
- Pramod Kumar Meher, "Hardware-Efficient Systemization of DA-Based Calculation of Finite Digital Convolution," IEEE Transaction on Circuits and Systems, vol. 53, no. 8, pp. 707 - 711, 2006
- L. Benini, G. De Micheli, E. Macii, "Designing Low-Power Circuits: Practical Recipes," IEEE Circuits and Systems Magazine, vol. 1, no. 1,pp. 6-25, 2001.
- M. Horowitz, T. Indermaur, R. Gonzalez, "Low Power Digital Design,"IEEE Symposium on Low Power Electronics, pp. 8-11, 1994.
- Pramod Kumar Meher, "New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter," IEEE Transaction on Circuits and Systems, vol. 57, no. 3, pp. 592 - 603, 2010
- S. Tugsinavisut, S. Jirayucharoensak and P. A. Beerelt, "An Asynchronous Pipeline Comparisonswith Applications to DCT Matrix-vector Multiplication," in Proceedings of the 2003 International Symposium on Circuits and Systems(ISCAS), vol. 5, pp. V-361 - V-364, 2003
- J. Lloyd, "Parallel Formulations of Matrix-Vector Multiplication for Matrices with Large Aspect Ratios, "in IEEE Proceedings of the Fourth Euro micro Workshop on Parallel and Distributed Processing, pp. 102-108, 1996
- K. K. Parhi, VLSI Digital Signal Processing Systems. John Wiley & Sons, Inc. 1999.
- Ju-Wook Jang, Seonil B. Choi, and Viktor K. Prasanna," Energy- and Time-Efficient Matrix Multiplication on FPGAs", IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 11, pp. 1305 – 1319, 2005.
- Syed M. Qasim, Ahmed A. Telba and Abdulhameed Y. AlMazroo," FPGA Design and Implementation of Matrix Multiplier Architectures for Image and Signal Processing Applications", IJCSNS International Journal of Computer Science and Network Security, VOL. 10 No. 2, February 2010.
- Shivangi Tiwari and Nitin Meena, "Efficient Hardware Design for Implementation of Matrix Multiplication by using PPI-SO", International Journal of Innovative Research in Computer and Communication Engineering Vol. 1, Issue 4, July 2013 ISSN (Online): 2320 – 9801.
Index Terms
Keywords