Random Articles
Reseach Article
Stable and Low Power 6T SRAM
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 78 - Number 2 |
| Year of Publication: 2013 |
| Authors: Mamatha Samson |
10.5120/13459-0294
|
Mamatha Samson . Stable and Low Power 6T SRAM. International Journal of Computer Applications. 78, 2 ( September 2013), 6-10. DOI=10.5120/13459-0294
Abstract
In this paper an effort is made to design a stable and energy efficient asymmetrical 6T SRAM cell in 65nm technology generation with one bit line for read and one for write operation along with dual word lines. A simple energy recovery driver is added to enhance the write ability of the SRAM and to recover energy. Sizing the access transistor helps write ability and sizing of the pull down transistor provides better read stability. This circuit saves energy during write operation and also provides good read stability.
References
- L. Villa, M. Zhang, and K. Asanovic. 2000. of International Symposium on Microarchitecture, Dynamic zero compression for cache energy reduction, proceedings 2000, pp. 214–220.
- B. Yang and L. Kim. 2005. A low-power SRAM using hierarchical bit line and local sense amplifiers IEEE J. Solid-State Circuits, vol. 40, no. 6, Jun. 2005, pp. 1366–1376
- D. Somasekhar, Yibin Ye, Kaushik Roy, "An Energy Recovery Static RAM Memory Core, In Proc. 1995 Symposium on Low Power Electronics", San Jose, CA, October 9-1, 1995
- N. Tzartzanis and W. C. Athas, "Energy recovery for the design of high-speed, low power static RAMs," In Proc. IEEE International Symposium on Low Power Electronics and Design pp. 55–60, 1996
- Joohee Kim, Conrad H. Ziesler, Marios C. Papaefthymiou "Energy Recovering Static Memory" In Proc. ISLPED'02, Monterey, California, USA, August 12–14, 2002
- J. Kim,M. C Papaefthymiou, In Proc. "Constant –Load Energy Recovery Memory For Low Power, International Symposium on Low power Electronics and Design,pp. 240-243. 2004
- J. Kim, C. H. Ziesler, " Fixed-Load Energy Recovery Memory for Low Power", In Proc. International Symposium on Very Large Scale Integration. Systems, pp. 145. 6. ,2004
- Shunji Nakata in "Recent Patents on Electrical Engineering,2009,Vol. 2,No. 1
- Keejong Kim, Hamid Mahmoodi and Kaushik Roy "A Low Power SRAM Using Bit- Line Charge-Recycling" IEEE Journal of Solid State Circuits, vol. 43, no. 2, pp. 446-458, 2008
- Byung-Do Yang "A Low Power SRAM Using Bit- Line Charge –Recycling for Read and Write Operations in IEEE Journal of Solid-State Circuits, Vol. 45, No. 10, October 2010
- Jun-Jun Yu,Peng-Jun Wang "Design of Adiabatic SRAM Based on CTGAL Circuit". In Proc. The 8th International Conference on Solid –State and Integrated-Circuit Technology, October 23-26, 2006
- Hao-I Yang,Ssu-Yun Lai,and Wei Hwang "Low-Power Floating Bit line 8-T SRAM Design with Write Assistant Circuits" In Proc. IEEE International SOC Conference, October, 2008
- Shunji Nakata,Hirotsugu Suzuki,Ryota Honda,Takahito Kusumoto,Shinjchiro Mutoh, Hiroshi Makino, Masayuki Makino, Masayuki Miyama and Yoshio Matsuda " Adiabatic SRAM with a shared Access Port using a Controlled Ground Line and Step-Voltage Circuit" In Proc. IEEE International Symposium on Circuits and Systems, ISCAS 2010, pp. 2474-2477, 2010.
- Nalam, S,Chandra, V. Pietrzyk, C. Aitken, R. C. Calhoun, B. H. 2010. Asymmetric 6T SRAM with two-phase write and split bitline differential sensing for low voltage operation. Proceeding of 11TH International symposium on Quality electronic design 2010 pp. 139-146
- Keunwoo, K. Jae-Joon. K and Ching –Te, Asymmetrical SRAM cells with enhanced read and write margins'. International. Symposium VLSI Technology, Systems and Applications, 2007, (VLSI-TSA 2007), Hinchey, Taiwan,2007
- E. Seevinck,F. J. List and J. Lohstroh. 1987 Static-noise margin analysis of MOS SRAM cells. IEEE Journal of Solid-State Circuits, vol. 22, 1987 pp. 748-754
- PTM models derived from http://ptm. asu. edu/
Index Terms
Keywords