We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Call for Paper
December Edition
IJCA solicits high quality original research papers for the upcoming December edition of the journal. The last date of research paper submission is 20 November 2024

Submit your paper
Know more
Reseach Article

Study of Various Faults on Physical level using Microwind2

by Monika Barhane, Puran Gaur, Rajiv Thakur
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 77 - Number 9
Year of Publication: 2013
Authors: Monika Barhane, Puran Gaur, Rajiv Thakur
10.5120/13421-1099

Monika Barhane, Puran Gaur, Rajiv Thakur . Study of Various Faults on Physical level using Microwind2. International Journal of Computer Applications. 77, 9 ( September 2013), 14-19. DOI=10.5120/13421-1099

@article{ 10.5120/13421-1099,
author = { Monika Barhane, Puran Gaur, Rajiv Thakur },
title = { Study of Various Faults on Physical level using Microwind2 },
journal = { International Journal of Computer Applications },
issue_date = { September 2013 },
volume = { 77 },
number = { 9 },
month = { September },
year = { 2013 },
issn = { 0975-8887 },
pages = { 14-19 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume77/number9/13421-1099/ },
doi = { 10.5120/13421-1099 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:49:48.761094+05:30
%A Monika Barhane
%A Puran Gaur
%A Rajiv Thakur
%T Study of Various Faults on Physical level using Microwind2
%J International Journal of Computer Applications
%@ 0975-8887
%V 77
%N 9
%P 14-19
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this contribution, we present microwind2 based fault simulation environment. Many faults may occur on the circuit level as well as physical level. To fulfill our goal, the layout design of BCD to Excess-3 code converter is taken and the effect of various faults such as latchup, distribution of RC effect, input waveform slope and bridging fault are seen. The effect of these faults are examined on the various foundries of cmos: 0. 12 m, 0. 18 m, 0. 25 m and 0. 8 m. Experimental and simulation results show the effect of faults on layout design.

References
  1. Angelika Janning, Johann Heyszl, Frederic Stumpf and Georg Sigl, September 28, 2011, ISBN 978-1-4577-1463-4. A cost –Effective FPGA-based Fault Simulation Environment.
  2. Mahmoud Shahbazi, Philippe Poure, Shahrokh Saadate and Mohammad Reza Zolghadri, September 6, 2011, ISSN 0278-0046. Fault Tolerant Five Leg Converter Topology with FPGA-based Reconfigurable Control.
  3. Bogdan Alecsa, Marcian N. Cirstea and Alexandru Onea, IEEE transactions on industrial informatics, vol. 8, no. 3, august 2012, ISSN 1551-3203. Simulink Modeling and Design of an efficient hardware-constrained FPGA-based PMSM speed controller.
  4. Todd Buerkle, Brock J. LaMeres, Todd Kaiser, Eric Gowens, Laurie Smoot, Tiffany Heetderks, Katie Schipf, Lizzy Clem, Steph Schielke and Rachael Luhr, IEEE sensors journal, vol. 12, no. 6,june 2012, ISSN 1530-437X. Ionizing Radiation Detector for Environmental Awareness in FPGA-based Flight Computers.
  5. Wen-Hui Chen & Chao-Tang Li, vol. 35, issue 6, September 2012. Fault section estimation for distribution substations using on chip design.
  6. M. Morris Mano, Digital Logic and Computer Design, PHI.
  7. Neil and Waste, CMOS VLSI design circuits.
  8. Parag K. Lala, Fault tolerant and fault testable hardware design.
  9. Junfeng Fan, Xu Guo, Elke De Mulder and Patrick Schaumont, Hardware-Oriented
  10. Security and Trust (HOST), 2010 IEEE International Symposium on, 2010. State of the art of secure ECC implementations: a survey on known side- channel attacks and countermeasures.
  11. P. Duan, K. Xie, L. Zhang, and X. Rong. IEEE Transactions on Power Electronics, vol. 26, pp. 816-821, 2011. Open-switch fault diagnosis and system reconfiguration of doubly fed wind power converter used in a microgrid.
  12. D. Campos-Delgado and D. Espinoza-Trejo, IEEE Transactions on Industrial Electronics, vol. 58, pp. 671-679, 2011. An Observer-Based Diagnosis Scheme for Single and Simultaneous Open-Switch Faults in Induction Motor Drives
  13. S. Karimi, A. Gaillard, P. Poure, and S. Saadate, IEEE Transactions on Industrial Electronics, vol. 55, pp. 4299-4308, Dec 2008. FPGA-Based Real- Time Power Converter Failure Diagnosis for Wind Energy Conversion Systems.
  14. W. Sleszynski, J. Nieznanski, and A. Cichowski, IEEE Transactions on Industrial Electronics, vol. 56, pp. 4681-4688, 2009. Open-transistor fault diagnostics in voltage-source inverters by analyzing the load currents.
  15. D. U. Campos-Delgado, D. R. Espinoza-Trejo, and E. Palacios, IET Electric Power Applications, vol. 2, pp. 121-134, Mar 2008. ,Fault tolerant control in variable speed drives: a survey.
  16. A. Yazdani, H. Sepahvand, M. L. Crow, and M. Ferdowsi, , IEEE Transactions on Industrial Electronics, vol. 58, pp. 1307-1315, 2011. Fault Detection and Mitigation in Multilevel Converter STATCOMs
  17. M. Turala, Nucl. Instrum. Methods Phys. Res. , vol. 541, nos. 1–2, pp. 1–14, 2005. Silicon tracking detectors-historical overview,"
Index Terms

Computer Science
Information Sciences

Keywords

DSCH2 microwind2 latchup fault input waveform slope RC effect bridging fault.