Random Articles
Reseach Article
Transistor Sizing in Order to Hardening CMOS circuit against Soft Error
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 77 - Number 13 |
| Year of Publication: 2013 |
| Authors: Leila Morad, Javad Javidan, Golamreza Zare Fatin, Ehsan Morad |
10.5120/13545-1337
|
Leila Morad, Javad Javidan, Golamreza Zare Fatin, Ehsan Morad . Transistor Sizing in Order to Hardening CMOS circuit against Soft Error. International Journal of Computer Applications. 77, 13 ( September 2013), 27-30. DOI=10.5120/13545-1337
Abstract
Due to the shrinking of feature size and reduction in supply voltages, nano scale circuits have become more susceptible to radiation induced transient faults. Transient faults caused by radiation are becoming a major barrier to robust system design manufactured at technology nodes like 90nm, 65nm or smaller. A single event upset (SEU) may cause a bit flips in some latches or memory elements, thereby altering the state of the system, leading to a soft error. Soft errors in memory have traditionally been a much greater concern than soft errors in logic circuits. In this paper we propose an accurate and prompt approach in order to finding minimum transistor size to hardening CMOS circuits against SEU. One of the hardening CMOS circuit methods against SEU is transistor sizing; a large transistor can dissipate the injected charge as quickly as it is deposited so that the transient does not achieve sufficient magnitude and duration to propagate to gates in fan out. Most hardening methods based on transistor sizing have high area overhead. Since the suggested method at this paper is obtained minimum transistor size for hardening, the optimization of area will be done. experimental results show that present mathematical model results are agree well with SPICE simulations, while allowing for very fast analysis.
References
- R. C. Baumann, "Soft errors in advanced computer systems, "IEEE Des. Test. Computer. , vol. 22, no. 3, pp. 258-266, May/Jun. 2005
- R. C. Baumann, "Radiation-Induced Soft Errors in Advanced Semiconductor Technologies," IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 3, September 2005
- Maheshwari , I. Koren, W. Burleson "Techniques for transient fault sensitivity analysis and reduction in VLSI circuits ",in Proc. of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 2003, pp. 597-604
- Abdulkadir Utku Diril, "Circuit Level Techniques for Power and Reliability Optimization of CMOS Logic," PhD Dissertation, Department of Electrical and Computer Engineering, Georgia Institute of Technology, May 2005
- J. F. Ziegler and W. A. Lanford "The effect of sea level cosmic rays electronic devices," Journal of Applied Physics, vol. 52, no. 6, pp 4305-4318, 1981
- Abdulkadir Utku Diril, "Circuit Level Techniques for Power and Reliability Optimization of CMOS Logic," PhD Dissertation, Department of Electrical and Computer Engineering, Georgia Institute of Technology, May 2005
- F. W. Sexton, "Destructive single-event effects in semiconductor devices and ICs," IEEE Trans. Nucl. Sci. , vol. 50,no. 3, pp 603-621, Jun. 2003
- Ming Zhang and Naresh Shanbhag "A Soft Error Rate Analysis (SERA) Methodology," in Proc. of IEEE International Conference on Computer-Aided Design, ICCAD 2004, pp 111-118
- Y. S. Dhillon , A. U. Diril, A. Chatterjee, "Soft-Error Analysis and Optimization of Nanometer Circuits," Design, Automation and Test in Europe Conference, DATE 2005, pp. 288-293, 2005
- K. Mohanram and N. A. Touba "Partial Error Masking to Reduce Soft Error Failure Rate in Logic Circuits," in Proc. 18thIEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'03)
- S. Krishnamohan and N . Mahapatra "An efficient error masking technique for improving the soft-error robustness of static CMOS circuits," IEEE International SOC Conference 2004,pp. 227-230
- D. Ernst et al. , "Razor: A low-power pipeline based oncircuit-level timing speculation," in Proc. 36th Int. Symp. Micro architecture, San Diego, CA, Dec. 2003, pp 7-18
- Cristiano Lazzari , Gilson Wirth ,Fernanda Lima ,Kastensmidt, Lorena Anghel ,Ricardo Augusto da Luz Reis, "Asymmetric transistor sizing targeting radiation-hardened circuits", Springer-Verlag 2011
- K. Mohanram and N. A. Touba, "Cost-Effective Approach for Reducing Soft Error Failure Rate in Logic Circuits, "Proc. Intl. Test Conference, pp. 893-901, 2003.
Index Terms
Keywords