CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

On Design of a Novel Nano metric Parity Preserving Reversible Random Access Memory

by Ghahreman Pourvali
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 75 - Number 4
Year of Publication: 2013
Authors: Ghahreman Pourvali
10.5120/13096-0384

Ghahreman Pourvali . On Design of a Novel Nano metric Parity Preserving Reversible Random Access Memory. International Journal of Computer Applications. 75, 4 ( August 2013), 1-7. DOI=10.5120/13096-0384

@article{ 10.5120/13096-0384,
author = { Ghahreman Pourvali },
title = { On Design of a Novel Nano metric Parity Preserving Reversible Random Access Memory },
journal = { International Journal of Computer Applications },
issue_date = { August 2013 },
volume = { 75 },
number = { 4 },
month = { August },
year = { 2013 },
issn = { 0975-8887 },
pages = { 1-7 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume75/number4/13096-0384/ },
doi = { 10.5120/13096-0384 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:43:20.798479+05:30
%A Ghahreman Pourvali
%T On Design of a Novel Nano metric Parity Preserving Reversible Random Access Memory
%J International Journal of Computer Applications
%@ 0975-8887
%V 75
%N 4
%P 1-7
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Attempts are kept going to decrease energy consumption and reversible circuits are seen to be of high importance to do so. Reversible logic is used in some area such as Nanotechnology, quantum computing, optical computing and low-power CMOS design. In the present study a novel parity preserving reversible random access memory is designed. General designs for components of PPRRAM are introduced. In addition a new reversible gate, PH3, is introduced which is Parity preserve and capable of being utilized in various reversible circuits. We have used it to design parity preserving reversible master slave D flip-flop and parity preserving reversible memory cell. The proposed master slave D flip-flop and write enable master slave D flip- flop is compared with existing works and its efficiency is shown in terms of gate counts and garbage outputs. All the scales are in the Nano metric area.

References
  1. Landauer, R. , 1961, "Irreversibility and heat generation in the computing process". IBM J. Res. Develop. , 5: 183-191.
  2. Bennett, C. H. , 1973. Logical reversibility of computation, IBM Journal of Research Development, 17: 525-532.
  3. Fredkin, E. And T. Toffoli, 2006. "Conservative logic," Int'l J. Theoretical PHysics, 21: 219-253.
  4. Wein furter,1995, Elementary gates for quantum computation,PHys. Rev. , A 52(5): 3457-3467.
  5. M. Haghparast and K. Navi, A new parity preserving reversible gate for nanotechnology based systems, Am. J. Applied Sci. , 5 (2008) 519
  6. Majid Haghparast and KeivanNavi, 2010. Novel Reversible Parity preserving Error Coding and Detection
  7. Parhami, B. , 2006. "Parity preserving Reversible Circuits" Proc. 40th Asilomar Conf. Signals, Systems, and Computers, Pacific C. A. Grove,
  8. Chuang,M. -L. And Wang, C. -Y. 2008. Synthesis of reversible sequential elements. ACM J. Emerg. Technol. Comput. Syst. 3, 4, Article 19 (January 2008)
  9. H. Thapliyal, M. B. Srinivas, and M. Zwolinski," A beginning in the reversible logic synthesis of sequential circuits",In Proc. The Military and Aerospace Programmable Logic Devices Intl. Conf. , Washington, Sept. 2005.
  10. A. S. M. Sayem,M. M. A. Polash, H. M. H. Babu,"Design of a reversible logic block of FPGA", proceedings of silver Jubilee Conference on Communication Technologies and VLSI design (commv'09), VIT University, Vellore India. Oct. 8?10, 2009, pp: 501?502.
  11. H. Thapliyal and A. P. Vinod, "Design of reversible sequential elements with feasibility of transistor implementation" In Proc. The 2007 IEEE Intl. Symp. On Cir. and Sys. , pages 625–628, New Orleans, USA, May 2007.
  12. Nayeem NM, Hossain MA, Haque MM, Jamal L, Babu HMH (2009). Novel Reversible Division Hardware. IEEE Int. Midwest Symp. Circuits Syst. , 1134-1138.
  13. Abu Sadat Md. Sayem, Masashi Ueda Journal Of Computing, Volume 2, ISSUE 6, JUNE 2010, ISSN 2151-9617.
  14. J. E. Rice, A New Look at Reversible Memory Elements. Proc. Int. Symp. Circuits and Systems (ISCAS), Kos, Greece, IEEE, Piscataway, NJ. (2006) 1243.
  15. J. E. Rice, An Introduction to reversible latches, The Computer Journal, 51 (2008) 700.
  16. Siva Kumar SastryHari, ShyamShroff, Sk. Noor Mahammad, V. Kamakoti, "Efficient building blocks for reversible sequential circuit design", Circuits and Systems, 2006, MWSCAS '06, 49th IEEE International Midwest Symposium on August 2006, ISSN: 1548-3746.
  17. R. Thapliyal, N. Ranganathan. Design of Reversible Latches Optimized for Quantum Cost, Delay and Garbage Outputs, vlsid, pp. 235?240, 2010 23rd International Conference on VLSI Design, 2010
  18. Md. Selim Al Mamun, Syed MonowarHossain, "Design of Reversible Random Access Memory" International Journal of Computer Applications (0975 – 8887) Volume 56– No. 15, October 2012
  19. Bhagyalakshmi H R, Venkatesha M K, "Design of Sequential Circuit Elements Using Reversible Logic Gates", World Applied Programming, Vol (2), Issue (5), May 2012. 263-271.
Index Terms

Computer Science
Information Sciences

Keywords

Reversible Logic Parity Preserving Random Access Memory Flip-flop Garbage Output

Powered by PhDFocusTM