The week's pick
Reseach Article
Improved Fault Tolerant Sparse KOGGE Stone ADDER
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 75 - Number 10 |
| Year of Publication: 2013 |
| Authors: Mangesh B Kondalkar, Arunkumar P Chavan, P Narashimaraja |
10.5120/13150-0582
|
Mangesh B Kondalkar, Arunkumar P Chavan, P Narashimaraja . Improved Fault Tolerant Sparse KOGGE Stone ADDER. International Journal of Computer Applications. 75, 10 ( August 2013), 36-41. DOI=10.5120/13150-0582
Abstract
A fault tolerant adder implemented using Kogge-stone configuration can correct the error due to inherent redundancy in the carry tree but no error detection is possible. This proposed design is based on fault tolerant adder [1] that uses Sparse kogge-stone adder that is capable of both fault detection and correction. Fault tolerance is achieved by using two additional ripple carry adders that form the basis of triple mode redundancy adder. Triple mode redundancy is one of the most common methods used to create fault tolerant designs in both ASIC and FPGA implementations. The latency will be increased because of the voter in the circuit's critical path. More advanced fault tolerant methods exist including roving and graceful degradation approaches. Allowing fault tolerance to operate at different levels of abstraction might facilitate a more cost-effective design. Several enhancements are introduced in the design; the error recovery time is reduced by using a 16-bit register, error correction due to fault in multiple ripple carry adders is included which improves the reliability of the circuit. The power analysis and the timing analysis for the estimation of setup time and hold time is also performed.
References
- Chris D. Martinez, L. P. Deepthi Bollepalli, and David H. K. Hoe, "A Fault Tolerant Parallel-Prefix Adder for VLSI and FPGA Design" , 44th IEEE Southeastern Symposium on System Theory, 2012.
- R. Iris, D. Hammerstrom, J. Harlow, W. H. Joyner Jr. , C. Lau, D. Marculescu, A. Orailoglu, M. Pedram, "Architectures for Silicon Nanoelectronics and Beyond," Computer, vol. 40, no. 1, pp. 25-33, Jan. 2007.
- P. M. Stone and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence equations," IEEE Trans. on Computers, vol. C-22, no. 8, pp. 786-793, Aug. 1973
- S. Ghosh, P. Ndai, and K. Roy, "A Novel Low Overhead Fault Tolerant Kogge-Stone Adder using Adaptive Clocking," Design, Automation and Test in Europe, pp. 366- 371, 2008.
- N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th edition, Pearson–Addison-Wesley, 2011.
- D. H. K. Hoe, C. Martinez, and J. Vundavalli, "Design andCharacterization of Parallel Prefix Adders using FPGAs," IEEE 43rd Southeastern Symposium on System Theory, pp. 170-174, March 2011.
- S. Ghosh, P. Ndai and K. Roy, "A Novel Low Overhead Fault Tolerant Kogge-Stone Adder using Adaptive Clocking," Design, Automation and Test, pp. 366-371, 2008.
- T. Lynch and E. E. Swartzlander, "A Spanning Tree Carry Lookahead Adder," IEEE Transactions on Computers, vol. 41, no. 8, pp. 931-939, Aug. 1992.
- J. Vundavalli, "Design and Analysis of wide bit adders for FPGA Implementation," MSEE Thesis, University of Texas at Tyler, May 2010.
- N. Banerjee, C. Augustine, K. Roy, "Fault-Tolerance with Graceful Degradation in. Quality: A Design Methodology and its Application to Digital Signal Processing Systems," IEEE International Symposium on, Defect and Fault Tolerance of VLSI Systems, pp. 323-331, 1-3 Oct. 2008.
- M. Abramovici, J. M. Emmert, and C. Stroud, "Roving STARs: An Integrated Approach to On-Line Testing, Diagnosis, and Fault Tolerance for FPGAs," NASA/ DoD Workshop on Evolvable Hardware, pp. 73-92, 2001.
Index Terms
Keywords