CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Design of Efficient Reversible Fault tolerant Adder/Subtractor

by Prashanth. N. G, Savitha. A. P, M. B. Anandaraju, Naveen. K. B
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 74 - Number 9
Year of Publication: 2013
Authors: Prashanth. N. G, Savitha. A. P, M. B. Anandaraju, Naveen. K. B
10.5120/12913-9845

Prashanth. N. G, Savitha. A. P, M. B. Anandaraju, Naveen. K. B . Design of Efficient Reversible Fault tolerant Adder/Subtractor. International Journal of Computer Applications. 74, 9 ( July 2013), 23-28. DOI=10.5120/12913-9845

@article{ 10.5120/12913-9845,
author = { Prashanth. N. G, Savitha. A. P, M. B. Anandaraju, Naveen. K. B },
title = { Design of Efficient Reversible Fault tolerant Adder/Subtractor },
journal = { International Journal of Computer Applications },
issue_date = { July 2013 },
volume = { 74 },
number = { 9 },
month = { July },
year = { 2013 },
issn = { 0975-8887 },
pages = { 23-28 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume74/number9/12913-9845/ },
doi = { 10.5120/12913-9845 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:41:48.212878+05:30
%A Prashanth. N. G
%A Savitha. A. P
%A M. B. Anandaraju
%A Naveen. K. B
%T Design of Efficient Reversible Fault tolerant Adder/Subtractor
%J International Journal of Computer Applications
%@ 0975-8887
%V 74
%N 9
%P 23-28
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In recent years, reversible logic is the most popular and emerging technology and it will be having wide applications in the field of Low power CMOS, quantum computing and optical computing. Circuits with reversible logic gates provide low power dissipation and low energy loss. This paper proposes the Adder/Subtractor designs that are used in many DSP applications. This paper proposes the efficient Adder/Subtractor design in terms of gate count, garbage outputs, constant inputs and quantum cost. The proposed circuits will simulated using ModelSim simulator and implemented on Xilinx FPGA platform.

References
  1. R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183-191, 1961.
  2. C. H. Bennett, "Logical Reversibility of Computation", IBM J. Research and Development, pp. 525-532, November 1973.
  3. M. Perkowski, L. Jozwiak, A. Mishchenko, A. Al-Rabadi, A. Coppola, A. Buller, X. Song, M. Khan, S. N. Yanushkevich, V. P. Shmerko, and M. Chrzanowska-Jeske. "A general decomposition for reversible logic". In Proceedings of the International Workshop on Methods and Representations (RM), pages 119-138, 2001.
  4. H. Thapliyal and N. Ranganathan, "Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay and Garbage Outputs," ACM Journal of Emerging Technologies in Computing Systems, Vol. 6, No. 4, pp. 14:1 – 14:35, Dec. 2010.
  5. JA Smolin, DP DiVincenzo, "Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate". Physical Review A. 05/1996; 53(4):2855-2856.
  6. William N. N. Hung, Xiaoyu Song, Guowu Yang, Jin Yang, and Marek Perkowski, "Optimal Synthesis of Multiple Output Boolean Functions Using a Set of Quantum Gates by Symbolic Reachability Analysis", IEEE Transactions on computer-Aided Design of Integrated Circuits and Systems, VOL. 25, NO. 9, pp 1652-1663 September 2006
  7. S. Kim and VJ. Mooney, "The Sleepy keeper approach Low Power VLSI design", Georgia Institute of Technology 2006.
  8. R. Feynman, "Quantum mechanical computers", Optical News, vol. 11, 1985, pp. 11-20.
  9. A. Peres, "Reversible logic and quantum computers", Physical Review: A, vol. 32, no. 6, pp. 3266-3276, 1985.
  10. T. Toffoli, "Reversible computing", In Automata, Languages and Programming, Springer-Verlag, pp. 632-644, 1980.
  11. E. Fredkin and T. Toffoli, "Conservative logic", Intl. Journal of Theoretical Physics, pp. 219-253, 1982. B.
  12. Parhami "Fault tolerant reversible circuits", in Proceedings of 40th Asimolar Conf. Signals, Systems, and Computers, Pacific Grove, CA, pp. 1726-1729, October 2006.
  13. M. S. Islam, M. M. Rahman, Z. Begum, M. Z. Hafiz and A. A. Mahmud, "Synthesis of fault tolerant reversible logic circuits", In Proc. IEEE International Conference on Testing and Diagnosis, Chengdu, China, 28-29 April, 2009.
  14. Islam S. and M. Mahbubur Rahman, 2009b. "Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry- Skip Adders", MASAUM Journal of Basic and Applied Sciences, 1(3): 354-360.
  15. Majid Haghparast and Keivan Navi, "A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems", American Journal of Applied Sciences 5 (5): 519-523, 2008 ISSN 1546-9239
  16. Parminder Kaur & Balwinder singh Dhaliwal "Design of Fault Tolerant Full Adder/Subtractor Using Reversible Gates" 2012 International Conference on Computer Communication and Informatics (ICCCI -2012), Jan. 10 – 12, 2012, Coimbatore, INDIA
  17. Prashanth N G, Savitha A P, M B Anandaraju, Nuthan A C, "Design and Synthesis of Fault Tolerant Full Adder/Subtractor using Reversible Logic Gates". International Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 4, Jul-Aug 2013, pp. 137-142
  18. Majid Haghparast, "Design and Implementation of Nanometric Fault Tolerant Reversible BCD Adder". Australian Journal of Basic and Applied Sciences, 5(10): 896-901, 2011 ISSN 1991-8178
  19. Rangaraju H G, Venugopal U, Muralidhara K N, Raja K B, "Low Power Reversible Parallel Binary Adder / Subtractor", International journal of VLSI design & Communication Systems (VLSICS) Vol. 1, No. 3, September 2010
  20. Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina begum and Mohd. Zulfiquar Hafiz, "Fault Tolerant Reversible Logic Synthesis: Carry Look-Ahead and Carry-Skip Adders" July 15-17, 2009 Zouk Mosbeh, Lebanon pp 396-401
Index Terms

Computer Science
Information Sciences

Keywords

Reversible Logic Gates Full Adder/Subtractor Parallel Adder/Subtractor BCD Adder/Subtractor.

Powered by PhDFocusTM