CFP last date
20 December 2024
Reseach Article

Design and Synthesis of QPSK: A Subsystem Module of Digital Communication using Reversible Logic

by Naveen K. B, Prashantha N. C
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 74 - Number 10
Year of Publication: 2013
Authors: Naveen K. B, Prashantha N. C
10.5120/12925-0117

Naveen K. B, Prashantha N. C . Design and Synthesis of QPSK: A Subsystem Module of Digital Communication using Reversible Logic. International Journal of Computer Applications. 74, 10 ( July 2013), 53-57. DOI=10.5120/12925-0117

@article{ 10.5120/12925-0117,
author = { Naveen K. B, Prashantha N. C },
title = { Design and Synthesis of QPSK: A Subsystem Module of Digital Communication using Reversible Logic },
journal = { International Journal of Computer Applications },
issue_date = { July 2013 },
volume = { 74 },
number = { 10 },
month = { July },
year = { 2013 },
issn = { 0975-8887 },
pages = { 53-57 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume74/number10/12925-0117/ },
doi = { 10.5120/12925-0117 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:41:56.282974+05:30
%A Naveen K. B
%A Prashantha N. C
%T Design and Synthesis of QPSK: A Subsystem Module of Digital Communication using Reversible Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 74
%N 10
%P 53-57
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper we are implemented BPSK modulation technique, a subsystem module of digital communication using reversible logic. Later on we have implemented a QPSK modulation technique using reversible logic and The QPSK modulator unit will be modelled using HDL code and simulation will be done by ModelSim 6. 0 simulator to verify their functionality in the system. The digital system of QPSK is designed using a reversible logic gates which yields in low power, less required area and less amount of delay. Reversible logic is mainly used to construct low power circuits and also used in quantum computing, optical computing and DNA computing to produce zero power dissipation. QPSK is widely used modulation technique in satellite radio applications.

References
  1. Landauer. R, ?Irreversibility and Heat Generation in the Computing Process, IBM J. Research and Development: pp. 183-191, 1961.
  2. Bennett, C. H, ?Logical reversibility of Computation, IBM J. Research and Development, pp. 525-532, 1973.
  3. Shihong Deng and Yamu Hu, ?A High Data Rate QPSK Demodulator for Inductively Powered Electronics Implants, IEEE 2006.
  4. Abu Sadat Md. Sayem, ?Efficient Approach to design Low Power Reversible Logic Blocks for Field programmable gate Arrays, IEEE 2011.
  5. Mr. Naveen. K. B and Mr. Prashantha. N. C, "Digital System Design BPSK: A Subsystem Module of Digital Communication using Reversible Logic", Proceedings of the 5th National Conference on Recent Trends in Electronics and Communication engineering 4th May 2013 at SJBIT Bangalore, pp. 367-369.
  6. Hafiz Md. Hasan Babu, ?Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-bit Parallel Adder, International Conference on VLSI Design held jointly with 4th international Conference on Embedded Systems Design, IEEE 2005.
  7. F. Xiong, ?Digital Modulation Techniques, Artech House, UK, 2000.
  8. A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, ?Elementaty gates for quantum computation, Amer. Phys. Soc. , vol. 52, pp. 3457– 3467, 1995.
  9. R. Feynman, ?Quantum mechanical computers, Opt. News, vol. 11, pp. 11–20, 1985.
  10. E. Fredkin and T. Toffoli, ?Conservative logic, Int. J. Theor. Phys. , vol. 21, pp. 219–253, 1982.
  11. D. Maslov, G. W. Dueck, and D. M. Miller, ?Synthesis of Fredkin- Toffoli Reversible Networks, IEEE Transactions on VLSI, vol. 13, issue 6, pp. 765-769, June 2005.
  12. J. S. Ruque, D. I. Ruiz, C. E. Carrion, ?Simulation and implementation of the BPSK modulation on a FPGA Xilinx 3 xcs200-4ftp256, using Simulink and the System GeneratorblocksetforDSP/FPGA http://www. ece. unm. edu/xup/docs/collaboration/BPSK_Modulator . pdf
  13. Liu, C. L. and K. Feher, ??Bit error performance of ?/4-DQPSK in a frequency-selective fast Rayleigh fading channel,''IEEE Trans. Vehicular Technology, vol. 40, no. 3, August 1991.
  14. Zeljke Zilic, Katarzyna Radecka and Ali Kazamiphur, ?Reversible Circuit Technology Mapping from Non-Reversible Specifications Design, Automation and Test Conference Exhibition, pp. 1 – 6, April 2007.
  15. Stefan Frehse, Robert Wille and Rolf Drechsler, ?Efficient Simulation based Debugging of Reversible Logic, Fortieth IEEE Symposium on Multi-valued Logic, pp. 156 –161, 2010.
  16. M. Kovac, J. kolouch ?BPSK, QPSK modulator simulation module 2004
  17. E. Normark, Lei. Yang, C. Wakayama, P. Nikitin, R, Shi ?VHDL–AMS Behavioral Modeling and simulation of a pi/4DQPSK transceiver system
  18. A. M. El-Gabaly, B. R. Jackson and C. E. Saavedra, "An L-Band Direct- Digital QPSK Modulator in CMOS," IEEE International Symposium on Signals, Systems and Electronics, Montreal, Quebec, Canada, April 2007.
  19. G. C. Cardarilli, R. A. Del Re. RE, L. Simone Nicol, ?Optimized QPSK Modulator for DVB-S Applications, ISCAS 2006 IEEE.
  20. Rangaraju H G, Venugopal U, Muralidhara K N, Raja K B,?Low power Reversible Parallel Binary adder/Subtractor, international Journal of VLSI design and communication Systems (VLSICS), Vol. 1 no. 3,Sept 2010.
  21. Spartan-3E FPGA Family Data Sheet. Xilinx. 2008.
  22. Roger. Lipsett, Carl. Schaefer, Cary. Ussery ?VHDL Hardware Description and design pp842-868.
Index Terms

Computer Science
Information Sciences

Keywords

Reversible Logic Reversible Gate Garbage output VHDL Code