The week's pick
Reseach Article
A High Speed 32-bit FPGA based CORDIC Architecture for Sine and Cosine Function Evaluation
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 73 - Number 7 |
| Year of Publication: 2013 |
| Authors: Burhan Khurshid, Roohie Naz Mir, Hakim Najeeb-uddin Shah |
10.5120/12757-9727
|
Burhan Khurshid, Roohie Naz Mir, Hakim Najeeb-uddin Shah . A High Speed 32-bit FPGA based CORDIC Architecture for Sine and Cosine Function Evaluation. International Journal of Computer Applications. 73, 7 ( July 2013), 36-45. DOI=10.5120/12757-9727
Abstract
Digital Signal Processing (DSP) algorithms always have a need for calculating certain linear, trigonometric, hyperbolic, logarithmic and other transcendental functions. CORDIC based algorithms have long been used in evaluating these functions. Traditional approaches have, however, been limited to software domain only. The simplicity of operation of CORDIC algorithm encourages its implementation in hardware. In this paper a novel CORDIC architecture for sine and cosine function evaluation has been proposed. The hardware integration is carried out using Field Programmable Gate Arrays (FPGAs). The proposed algorithm is based on modified carry save addition and incorporates bit-truncation. The structure offers extremely low latency and high operating frequencies, when pipelined. The novelty of the proposed architecture is that it offers a flat timing response for varying input word lengths. The structure has an inherent capability of supporting an additional internal pipeline within each stage, enabling the structure to operate at high frequencies, typically four times that of the normal CORDIC. The performance analysis is carried out by comparing the proposed architecture against existing non-redundant (basic) and redundant (modified) architectures.
References
- Volder, J. E. The CORDIC trigonometric computing technique, in IRE Transactions Electronic Computing, Vol EC-8, pp 330 – 334, 1959.
- Walther, J. S. A unified algorithm for elementary functions, in Proceedings Spring Joint Computer Conference, Vol. 38, pp. 379-385, 1971.
- Hu, Y. H. CORDIC-based VLSI architectures for digital signal processing, in IEEE Signal Proceedings Magazine, pp. 16-35, 1992.
- Andraka, R. A survey of CORDIC algorithms for FPGA based computers, FPGA98, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp 191-200, 1998.
- Hu, Y. H. Pipelined CORDIC architecture for the implementation of rotational based algorithm, in Proceedings of the International Symposium on VLSI Technology, Systems and Applications, p. 259, May 1985.
- Erecegovac, M. D. and LANG, T. Digital Arithmetic, Elsevier, Amsterdam, the Netherlands, 2004.
- Antelo, E. , Villalba, J. , Bruguera, J. D. and Zapata, E. L. High performance rotation architectures based on the Radix-4 CORDIC algorithm, IEEE Transactions on Computers, Vol. 46, no. 8, pp. 855–870, 1997.
- Ercegovac, M. D. , and Lang, T. Fast cosine/sine implementation using on-line CORIC, Proceedings of the 21st Asilomar Conference on Signals, Systems, and Computers, 1987.
- Parhi, K. K. VLSI Digital Signal Processing Systems: Design and Implementation. Wiley, 1999.
- Graumann, P. J. , Turner, L. E. Implementing Digital Signal Processing Algorithms using Pipelined Bit-Serial Arithmetic and Field Programmable Gate Arrays, First International ACM/SIGDA Workshop on Field Programmable Gate Arrays (FPGA'92), 1992.
- Isoaho, J. , Pasanen, J. , Vainio, O. , and Tenhunen, H. DSP System Integration and Prototyping with FPGAs, Journal of VLSI Signal Processing, Vol. 6, pp. 155 – 172, 1993.
- Wahab, M. , Puckey, D. FPGA-based DSP Systems, Eds. W. R. Moore and W. Luk, Abindon EE&CS books, 1994.
- Petersen, R. J. and Hutchings, B. An Assessment of the Suitability of FPGAbased Systems for Use in DSPs, in Lecture Notes in Computer Science, no. 975, pp. 293-302, Springer-Verlag, Berlin, 1995.
- Meyer-Base, U. , Meyer-Base, A. and Hilberg, W. Coordinate Rotation Digital Computer (CORDIC) Synthesis for FPGA, in 41h International Workshop on Field Programmable Logic and Applications (FPL'94), 7-9 September 1994, Prag, Czech Republic.
- Dick, C. Computing the Discrete Fourier Transform on FPGA Based Systolic Arrays, ACM/SIGDA Int. symposium on Field Programmable Gate Array, pp. 129- 135, Feb. 1996.
- Meyer-Base, U. , Meyer-Base, A. , Mellott, J. and Taylor, F. A fast modified CORDIC- Implementation of radial basis neural networks, Joumal of VU1 Signal Processing, Vol. 20, pp. 211-218, 1998.
- Mayosky, M. A. , Battaiotto, P. E. and Toccaceli, G. M. A CORDIC Architecture for Vector Control, in Proceedings. of the Int. Con$ on Signal Processing Applications & Technology, 1998.
- Deprettere, E. , Dewilde, P. and Udo, R. Pipelined CORDIC Architecture for Fast VLSI Filtering and Array Processing, in Proceedings of ICASSP 84, pp. 41. A. 6. 1 – 6. 4, 1984.
- Khurshid, B. , Rather, G. M. and Hakim, N. Performance Comparison of Non-redundant and Redundant FPGA based Unfolded CORDIC Architectures, in International Journal of Electronics and Communication Technology, Vol. 3, issue 1 pp 85-89, Marcch 2012.
- Deschamps, J. P. , Bioul, G. J. A. and Sutter, G. D. Synthesis of Arithmetic Circuits, Wiley, 2006.
- Bhakthavatchalu, R. , Sinith, M. S. , Jismi, K. and Nair, P. A Comparison of Pipelined Parallel and Iterative CORDIC Design on FPGA, in Proceedings 5th International Conference on Industrial and Information Systems, (ICIIS 2010), pp. 239 – 243, July 29 - August 01, 2010, India.
Index Terms
Keywords