Random Articles
Reseach Article
A Novel Design of Carry Skip BCD Adder using Reversible Gates
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 73 - Number 6 |
| Year of Publication: 2013 |
| Authors: M. Rajmohan, D. Sahaya Lenin |
10.5120/12748-9683
|
M. Rajmohan, D. Sahaya Lenin . A Novel Design of Carry Skip BCD Adder using Reversible Gates. International Journal of Computer Applications. 73, 6 ( July 2013), 46-51. DOI=10.5120/12748-9683
Abstract
In this paper revolves around the design and implementation of Carry Skip BCD adder using reversible logic to improve the design in terms of the number of garbage outputs and the number of gates used. In recent years, reversible logic has emerged as a promising technology having its applications in low power CMOS, quantum computing, nanotechnology and optical computing because of its zero power dissipation under ideal conditions. In this paper, the reversible logic implementation of Carry skip BCD adder is done so as to minimize the number of gates used and their garbage outputs. The existing and the proposed Carry skip BCD adders are designed using Verilog and simulated using Xilinx ISE 9. 1i tool.
References
- Selim Al Mamun, Md. , Indrani Mandal, Uzzal Kumar Prodhan, 2012 Quantum Cost Optimization for Reversible Carry Skip BCD Adder. International Journal of Science and Technology Volume 1 No. 10.
- Chakraborty, P. , Lala, P. K. , Parkerson, J. P. , 1993 Adder Designs using Reversible Logic Gates. Electrical Engineering Department, Texas A&M University-Texarkana, Texas 75503, USA.
- J. E Rice, 2006 A New Look at Reversible Memory Elements, Proceedings International Symposium on Circuits and Systems(ISCAS), Kos, Greece, pp. 243-246.
- Hemalatha, K. N. , Manjula,B. B. , Ravichandra,V. , Venkatesh . S. Sanganal, 2012 FPGA Implementation of Optimized 4 Bit BCD and Carry Skip Adders using Reversible Gates, International Journal of Soft Computing and Engineering (IJSCE)ISSN: 2231-2307, Volume-2, Issue-3.
- HimanshuThapliyal and M. B Srinivas, A Beginning in the Reversible Logic Synthesis of Sequential Circuits, Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad.
- HimanshuThapliyal, SaurabhKotiyal and M. B Srinivas Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format, Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad-500019, India*Department of Computer Engineering, SIT, Kukas, Jaipur, India IEEE 2006.
- Mohammadi,M. and Mshghi,M, On figures ofmerit in reversible and quantumlogic designs, Quantum Inform. Process. 8, 4, 297–318, 2009.
- D. Michael Miller, Dmitri Maslov, GerhardW. Dueck, A Transformation Based Algorithm for Reversible Logic Synthesis, Annual ACM IEEE Design Automation Conference,Proceedings of the 40th annual Design Automation Conference, Anaheim, CA, USA Pages: 318 – 323.
- Perkowski, M. , "A hierarchical approach to computer-aided design of quantum circuits", 6th International Symposium on Representations and Methodology of Future Computing Technology, 201-209, 2003
- Toffoli. T, Reversible Computing, Tech memo MIT/LCS/TM-151, MIT.
Index Terms
Keywords