The week's pick
Random Articles
Reseach Article
Modeling and Simulation of 2D Mesh Topological Network on Chip (NOC)
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 72 - Number 21 |
| Year of Publication: 2013 |
| Authors: Prachi Agarwal, Anil Kumar Sharma, Adesh Kumar |
10.5120/12667-9297
|
Prachi Agarwal, Anil Kumar Sharma, Adesh Kumar . Modeling and Simulation of 2D Mesh Topological Network on Chip (NOC). International Journal of Computer Applications. 72, 21 ( June 2013), 25-31. DOI=10.5120/12667-9297
Abstract
Network on chip (NOC) architecture is an approach to develop large and complex systems on a single chip. In this work, 2D mesh topological structure has been implemented in Very High Speed Integrated Circuit Hardware Description Language (VHDL). The architecture supports physical and architectural level design integration. Basic communication mechanism between resources is envisioned to be packet switched message passing through the switches. Node identification is done based on addresses of nodes located at X and Y axis. Network configuration is chosen for cluster 8 x 8 and 16 x 16 which signifies that 64 nodes and 256 nodes are available to communicate each other which are aligned in crossbar structure. Design was implemented in Xilinx 14. 2 VHDL software, and functional simulation was carried out in Modelsim 10. 1 b, student edition
References
- Adesh Kumar, Sonal Singhal, Piyush Kuchhal "Network on Chip for 3D Mesh Structure with Enhanced Security Algorithm in HDL Environment " International Journal of Computer Applications ( IJCA), USA, (ISBN: 973-93-80871-97-9) Volume 59– No. 17 (page 6-13)
- David Atienzaa ,Federico Angiolini ,Srinivasan Murali , Antonio Pullinid, Luca Benini ,Giovanni De Micheli, Network-on-Chip design and synthesis outlook, INTEGRATION, the VLSI journal Elsevier 41 (2008) 340–359.
- D. Kim, Manho Kim, and G. E. Sobelman, "CDMA-based NoC architecture", Proc. IEEE Conference on Circuits and Systems, vol. 1, pp. 137-140, 2004.
- Davide Bertozzi and Luca Benini, A Network-on-Chip Architecture for Gigascale Systems-on-Chip, IEEE Circuits and systems magazine, second quarter 2004, Xpipes, page (2-6)
- F. Karim A. Nguyen, and S. Dey, "An interconnect architecture for networking systems on chips", IEEE Journal on Micro High Performance Interconnect, vol. 22, issue 5, pp. 36-45, Sept 2002.
- F. Angiolini, P. Meloni, S. Carta, L. Benini, L. Raffo, Contrasting a NoC and a traditional interconnect fabric with layout awareness, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE'06), Munich, Germany, ACM, IEEE Press, NewYork, 2006,pp. 124–129.
- Jason Cong, Yuhui Huang, and Bo Yuan Computer Science Department University of California, Los Angeles Los Angeles, USA, 978-1-4577-1400-9/11/$26. 00 ©2011 IEEE, A Tree-Based Topology Synthesis for On-Chip Network ,pp 2-6
- J. D. Owens, W. J. Dally etal. , "Research challenges for on-chip inter connection networks," IEEE MICRO, vol. 27, no. 5, pp. 96–108,Oct. 2007.
- Mohammad Ayoub Khan, Abdul Quaiyum Ansari, A Quadrant-XYZ Routing Algorithm for 3-D Asymmetric Torus Network-on-Chip, The Research Bulletin of Jordan ACM, ISSN: 2078-7952, Volume II (II) pp(18-26)
- M. Coppola, S. Curaba, M. Grammatikakis, R. Locatelli, G. Maruccia, F. Papariello, L. Pieralisi, White paper on OCCN: A Network-On-Chip Modeling and Simulation Framework, ISD Integrated system developments, page 8
- Naveen Chaudhary, Bursty Communication Performance Analysis of Network-on-Chip with Diverse Traffic Permutations International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1, Issue-6, January 2012, (page 1).
- P. Pratim Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, "Performance evaluation and design trade-offs for network-on-chip interconnect architectures", IEEE Transactions on Computers, vol. 54, no. 8, pp. 1025-1040, 2005.
- Rikard Thid Thesis on "A Network on Chip Simulator", Sweden Master of Science Thesis in Electronic System Design, Royal Institute of Technology Aug 2002, Page (9-27)
- S. Borkar, design challenges of technology scaling. " IEEE Micro, no. 4, p. 2329, July-August 1999.
- V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger, Clock rate versus ipc: the end of the road for conventional microarchitechtures, "in Proceeding of the 27th annual International Symposium on Computer Architrecture (ISCA'00'), vol. 28, no. 2, May2000, pp. 248
- Vitorde Paulo and Cristinel Ababei, 3D Network-on Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans, Hindawi Publishing Corporation International Journal of Recon?gurable Computing Volume 2010, Article ID603059, 12 pages
- W. Wolf, The future of multiprocessor systems-on-chips, in: Proceedings of the 41st Design Automation Conference (DAC'04), June2004, pp. 681–685.
- Xin Wang and Jari Nurmi,Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network, Hindawi Publishing Corporation VLSI Design Volume2007,ArticleID 18372, 14 page
- W. Wolf, The future of multiprocessor systems-on-chips, in: Proceedings of the 41st Design Automation Conference (DAC'04), June2004, pp. 681–685.
- www. xilinx. com/support/documentation/. . . /xilinx13. . . /ise_tutorial_ug695. pdf
Index Terms
Keywords