CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

DVR using Diode Clamped Multilevel Inverter with Phase Disposition Pulse Width Modulation Technique

by V. Priya, M. Maheswari, R. Saranya
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 71 - Number 15
Year of Publication: 2013
Authors: V. Priya, M. Maheswari, R. Saranya
10.5120/12434-9066

V. Priya, M. Maheswari, R. Saranya . DVR using Diode Clamped Multilevel Inverter with Phase Disposition Pulse Width Modulation Technique. International Journal of Computer Applications. 71, 15 ( June 2013), 21-25. DOI=10.5120/12434-9066

@article{ 10.5120/12434-9066,
author = { V. Priya, M. Maheswari, R. Saranya },
title = { DVR using Diode Clamped Multilevel Inverter with Phase Disposition Pulse Width Modulation Technique },
journal = { International Journal of Computer Applications },
issue_date = { June 2013 },
volume = { 71 },
number = { 15 },
month = { June },
year = { 2013 },
issn = { 0975-8887 },
pages = { 21-25 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume71/number15/12434-9066/ },
doi = { 10.5120/12434-9066 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:35:38.951372+05:30
%A V. Priya
%A M. Maheswari
%A R. Saranya
%T DVR using Diode Clamped Multilevel Inverter with Phase Disposition Pulse Width Modulation Technique
%J International Journal of Computer Applications
%@ 0975-8887
%V 71
%N 15
%P 21-25
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Power problems affecting today's technological equipments are often generated locally within a facility from many number of situations. The major problem of the power quality is voltage sag. In this paper, Dynamic Voltage Restorer (DVR) is implemented using diode clamped multilevel inverter with phase disposition pulse width modulation. In the existing system, the various hysteresis modulation approaches are available in multilevel inverters. Since the number of levels of the inverter is increased, a new technique called phase disposition PWM is proposed. In this technique the carrier amplitude is increased and compared with the original signal to generate the pulses. The voltage sag problem can be rectified by DVR with corresponding time period. The main aim is to improve the power quality of the load voltage. The simulation is carried out using MATLAB/SIMULINK software and the results are presented and discussed in this paper.

References
  1. Anshuman Shukla, Arindam Ghosh and Avinash Joshi, "Hysteresis Modulation of Multilevel Inverters" IEEE Transaction on power electronics, Vol. 26, No. 5, May 2011.
  2. AgileswariK. Ramasamy, Rengan Krishnan Iyer and Dr. R. N. Mukerjee, "Dynamic Voltage Restorer for voltage sag compensation,"IEEE PEDS, 2005.
  3. C. Benachaiba and B. Ferdi, "Power quality improvement using a DVR," American Journal of Applied Sciences 6 3): 396-400,2009.
  4. Chris Fitzer and Mike Barnes, "Voltage Sag Detection Technique for a Dynamic Voltage Restorer," IEEE Trans . Vol. 40, No. 1, Jan. 2004.
  5. E. W. Gunther and H. Mehta, "A Survey of distribution system power quality," IEEE Trans. Power Del. , Vol. 10, No. 1, pp. 322-329, Jan. 1995.
  6. Pedro RonceroSanchez , "Dynamic Voltage Restorer Based on Flying Capacitor Multilevel Converters Operated by Repetitive Control," IEEE Trans. Power Delivery, Vol. 24, No 2, April 2009.
  7. SNV Ganesh, Dr. k. Ramesh Reddy and Dr. B. V. Sanker Ram,"Different Control Strategies for Power Quality Improvement Using Dynamic Voltage Restorer", IEEE Students Technology Symposium 14-16 Jan. 2011.
  8. A. Shukla, A. Ghosh and A. Joshi, "Control schemes for DC capacitor voltage equalization in diode-clamped multilevel inverter based STATCOM", IEEE Trans. Power Del. , Vol. 23, No. 2, pp. 1139–1149, Apr. 2008.
  9. A. Shukla, A. Ghosh and A. Joshi, "Improved multilevel hysteresis current regulation and capacitor voltage balancing schemes for flying capacitor multilevel inverter", IEEE Trans. Power Electron. , Vol. 23, No. 2, pp. 518– 529, Mar. 2008.
  10. H. Kanaan, K. A. Haddad, R. Chaffai, L. Duguay and F. Fnaiech, "A comparative study of hysteresis and PWM control techniques applied to an injection-current-based three-phase rectifier", in Proc. Can. Conf. Electr. Comp. Eng. , vol. 2, 2001, pp. 785–792.
  11. J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats and M. A. Perez, "Multilevel inverters: An enabling technology for high-power applications", Proc. IEEE, Vol. 97, No. 11, pp. 1786–1817, Nov. 2009.
  12. M. P. Kazmierkowski and L. Malesani, "Current control techniques for three-phase voltage-source PWM converters: A survey", IEEE Trans. IND. Electron. , Vol. 45, No. 5, pp. 691–703, Oct. 1998.
  13. P. C. Loh, G. H. Bode and P. C. Tan, "Modular hysteresis current control of hybrid multilevel inverters," in Proc. IEE Electric. Power Appl. , Vol. 152, Jan. 2005, pp. 1–8.
  14. S. Leela and S. S. Dash ,"Control of three level inverter based dynamic voltage restorer", Journal of theoretical and applied information technology.
Index Terms

Computer Science
Information Sciences

Keywords

Dynamic Voltage Restorer (DVR) Phase Disposition PWM Diode Clamped Multilevel Inverter (DCMLI)

Powered by PhDFocusTM