The week's pick
Random Articles
Reseach Article
Design and Performance Comparison of 6-T SRAM Cell in 32nm CMOS, FinFET and CNTFET Technologies
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 70 - Number 21 |
| Year of Publication: 2013 |
| Authors: G. Boopathi Raja, M. Madheswaran |
10.5120/12188-7751
|
G. Boopathi Raja, M. Madheswaran . Design and Performance Comparison of 6-T SRAM Cell in 32nm CMOS, FinFET and CNTFET Technologies. International Journal of Computer Applications. 70, 21 ( May 2013), 1-6. DOI=10.5120/12188-7751
Abstract
In most of the digital circuits, CMOS based design is allowed to be used in practice. Generally, CMOS stands for Complementary Metal Oxide Semiconductor Field Effect Transistor, that is, considered to be as combination of both PMOS as well as NMOS. In CMOS based design, symmetry should be followed in circuit operation. Most of the complex circuits are allowed to design in CMOS, however, there are several drawbacks present in this complementary based design. Also, SRAM cell read stability and write-ability are major concerns in nanometer CMOS technologies, due to the progressive increase in intra-die variability and supply voltage scaling. Therefore, it is necessary to find alternative way suitable for particular design, instead of CMOS. Most of the modern design is based on Carbon nanotube FET or FinFET because of its superior properties interms of power consumption, leakage power, delay etc. The objective of this work mainly focus on designing 6-T SRAM cell in 32nm CMOS, CNTFET as well as FinFET and finally, to compare the parameters such as average power, delay and leakage current.
References
- Michael Wieckowski, Sandeep Patil, and Martin Margala," Portless SRAM—A High-Performance Alternative to the 6T Methodology", IEEE Jour. of Solid-state circuits, vol. 42, no. 11, pp. 2600-2610, Nov. 2007.
- H. S. Philip Wong," Field Effect Transistor- From Silicon MOSFETs to Carbon Nanotube FETs", Proc. 23rd International Conference on Microelectronics (MIEL 2002), vol. 1, pp. 103-107, May 2002.
- Niraj K. Jha, Deming Chen, " Nanoelectronic Circuit Design", Springer, 2011.
- Tegze P. Haraszti, "CMOS Memory Circuits", Kluwer Academic Publishers, 2002
- Sung-Mo (Steve) Kang, Yusuf Leblebigi, " CMOS Digital Integrated Circuits: Analysis and Design", McGraw-Hill, Second Edition, 1998.
- Kenji Anami, Masahiko Yoshimoto, Hirofumi Shinohara, Yoshihiro Hirata, And Takao Nakano," Design Consideration of a Static Memory Cell", IEEE Jour. of Solid-State Circuits, vol. SC-18, no. 4, pp. 414-418, Aug. 1983.
- Evelyn Grossar, Michele Stucchi, Karen Maex, and Wim Dehaene," Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies", IEEE Jour. of Solid-State Circuits, vol. 41, no. 11,pp. 2577-2588, Nov. 2006.
- Ching-Te Chuang, Saibal Mukhopadhyay, Jae-Joon Kim, Keunwoo Kim, and Rahul Rao, " High-Performance SRAM in Nanoscale CMOS: Design Challenges and Techniques", IEEE, pp. 4-12, 2007.
- Evert Seevinck, Frans J. List, and Jan Lohstroh," Static-Noise Margin Analysis of MOS SRAM Cells", IEEE Jour. of Solid-State Circuits, vol. SC-22, no. 5, pp. 748-754, Oct. 1987.
- Azeez Bhavnagarwala, Stephen Kosonocky, Carl Radens, Kevin Stawiasz, Randy Mann, Qiuyi Ye, Ken Chin, " Fluctuation Limits & Scaling Opportunities for CMOS SRAM Cells", IEEE, 2005.
- Gaurav Saini, Ashwani K Rana, " Physical Scaling Limits of FinFET Structure: A Simulation Study", International Journal of VLSI design & Communication Systems (VLSICS) Vol. 2, No. 1,pp. 26-35, March 2011.
- Joerg Appenzeller, "Carbon nanotubes for high-performance electronics - Progress and prospect", Purdue e-Pubs, 2008.
- R. Martel, T. Schmidt, H. R. Shea, T. Hertel, and Ph. Avouris," Single- and multi-wall carbon nanotube field-effect transistors", Applied Physics Letters, Vol. 73, no. 17, pp. 2447-2449, Oct. 1998.
- Young Bok Kim, "Design methodology based on carbon nanotube field effect transistor (CNFET)",Computer Engineering Dissertations, 2011.
- I. O'Connor, J. Liu, F. Gaffiot, " CNTFET-based logic circuit design", IEEE,2006.
- Dhananjay E. Upasani, Sandip B. Shrote, Pallavi S. Deshpande, "Analysis of Universal Logic Gates Using Carbon Nanotube Field Effect Transistor",International Journal of Computer Applications (0975 – 8887), vol. 7– No. 6, pp. 29-33, September 2010.
- Eric Chin, Mohan Dunga, Borivoje Nikolic, "Design Trade-offs of a 6T FinFET SRAM Cell in the Presence of Variations".
- Andrew Carlson, Zheng Guo, Sriram Balasubramanian, Radu Zlatanovici, Tsu-Jae King Liu, and Borivoje Nikolic," SRAM Read/Write Margin Enhancements using FinFETs", IEEE Trans. on VLSI, pp. 1-14, 2009.
- Balwinder Raj, A. K. Saxena, and S. Dasgupta, "Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET and Temperature Effect", IEEE Circuits and Systems magazine, Third quarter,pp. 38-50, Aug. 2011.
- Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi and Young Jun Lee, " A New SRAM Cell Design Using CNTFETs", IEEE International SoC Design Conference, vol. I, pp. 168-171, 2008.
- Jie Deng, and Wong H-S. P. , "A Compact SPICE Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, Vol 54, Issue 12, Page(s):3I86-3194, Dec. 2007.
- Jie Deng, and Wong H-S. P. , "A Compact SPICE Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking," IEEE Transactions on Electron Devices, Vol 54, Issue 12, Page(s):3195-3205, Dec. 2007.
- International Technology Roadmap for Semiconductors (ITRS). San Jose, CA: Semiconductor Industry Association, 2007.
- Predictive technology model for 32 nm CMOS, FinFET technologies. [Online]. Available: http://www. eas. asu. edu/~ptm.
- Stanford University CNFET Model website [Online]. Available: http://nano. stanford. edu/model. php?id=23.
Index Terms
Keywords