The week's pick
Random Articles
Reseach Article
Analysis and Design of High Performance Ring Voltage Controlled Oscillator
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 70 - Number 20 |
| Year of Publication: 2013 |
| Authors: Ashraf Mohamed Ali Hassen |
10.5120/12181-7923
|
Ashraf Mohamed Ali Hassen . Analysis and Design of High Performance Ring Voltage Controlled Oscillator. International Journal of Computer Applications. 70, 20 ( May 2013), 5-10. DOI=10.5120/12181-7923
Abstract
The voltage controlled oscillator (VCO) may be considered one of the most important building blocks in modern communication applications such as microprocessor clock generation, wired and wireless communications, system synchronization, and frequency synthesis. The search in the field of design for high performance VCOs has been increasingly more important and becomes an active research area. In the past decade, The Researches on VCOs have been based on the areas of higher frequency, lower phase noise, low power, low operating voltage, and increased tuning range. However many of these objectives can be only achieved at the expense of some other objectives. This thesis analyzes the design of high performance ring VCOs. The beginning of the thesis is reviewing the basic ring VCOs. The different designs are also introduced. Finally, the circuit techniques used in a proposed VCO based on the new technique is designed and simulated in 65nm CMOS SOI process. The results of proposed device are compared and confirmed the usability of the new ring VCO cell topology. Finally, a conclusion of the proposed design of high performance ring VCOs is explained.
References
- C. H. PARK, O. KIM, B. KIM 2001, "A 1. 8-GHz self-calibrated phase locked loop with preciseI/Q matching", IEEE J. Solid-State Circuits, vol. 36, pp. 777-783.
- L. SUN AND T. A. KWASNIEWSKI 2011, "A 1. 25-GHz 0. 35- m monolithic CMOS PLL based on a multiphase ring oscillator", IEEE J. Solid-State Circuits, vol. 36, pp. 910-916.
- J. SAVOJ AND B. RAZAVI 2001, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector", IEEE J. Solid-State Circuits, vol. 36, , pp. 761-767.
- C. K. K. YANG, R. FARJAD-RAD, M. A. HOROWITZ, 2008, "A 0. 5- m CMOS 4. 0-Gbit/s seriallink transceiver with data recovery using oversampling" , IEEE J. Solid-State Circuits, vol. 33, , pp. 713-722.
- M. ALIOTO, G. PALUMBO 2010, "Oscillation frequency in CML and ESCL ring oscillators", IEEE Trans. Circuits Syst. I, vol. 48, pp. 210-214.
- B. RAZAVI 2007, "A 2-GHz 1. 6-mW phase-locked loop", IEEE J. Solid-State Circuits, vol. 32, pp. 730-735.
- G. JOVANOVI C, M. STOJCEV, Jun 2007, "A Method for Improvement Stability of a CMOS Voltage Controlled Ring Oscillators", ICEST, vol. 2, pp. 715-718.
- Huang Shizhen , Lin Wei , Wang Yutong ,Zheng Li, March 18 – 20 2009, "Design Of A Voltage-controlled Ring Oscillator", pp. 614-620.
- B. Razavi 2003, "Design of Integrated Circuits for Optical Communications",McGraw-Hill.
- N. M. Nguyen and R. G. Meyer May 2002, "Start-up and Frequency Stability in High- Frequency Oscillators", IEEE Journal of Solid State Circuits, vol. 27, pp. 810-820.
- S. Docking, M. Sachdev 2003, "A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator", IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications, vol. 50, 2, pp. 259-264.
- G. Jovanovic, M. Stojcev, Z. Stamenkovic, 2010 "A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability",vol. 2,1, pp. 1-9.
- K. O. Kenneth, N. Park, and D. J. Yang Jun. 2002, "1/f noise of NMOS and PMOS transistors and their implications to design of voltage controlled oscillators", IEEE Radio Frequency Integrated Circuit Symp. , pp. 59-62.
Index Terms
Keywords