The week's pick
Reseach Article
High-Speed 64-Bit Binary Comparator using Two Stages with Two Different Logic Styles
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 67 - Number 14 |
| Year of Publication: 2013 |
| Authors: Anjuli, Satyajit Anand |
10.5120/11462-7070
|
Anjuli, Satyajit Anand . High-Speed 64-Bit Binary Comparator using Two Stages with Two Different Logic Styles. International Journal of Computer Applications. 67, 14 ( April 2013), 16-21. DOI=10.5120/11462-7070
Abstract
High-speed 64-bit binary comparator using two stages with two different logic styles is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications have been done in existing 64-bit binary comparator design to improve the speed of the circuit. Comparison between modified and existing 64-bit binary comparator designs is calculated by simulation that is performed at 90nm technology in Tanner EDA Tool.
References
- M. Morris Mano "Digital Design" (Pearson Education Asia. 3rd Ed, 2002).
- R. Zimmermann and W. Fichtner, "Low Power Logic Styles: CMOS Versus Pass Transistor Logic" IEEE Journal of Solid State Circuits, Vol. 32, No. 7,pp1079-1090,July 1997.
- S. Kang and Y. Leblebici "CMOS Digital Integrated Circuit, Analysis and Design" (Tata McGraw-Hill, 3rd Ed, 2003).
- A. Bellaouar and Mohamed I. Elmasry, "Low Power Digital VLSI Design: Circuits and Systems" (Kluwer Academic Publishers, 2nd Ed, 1995).
- C. -H. Huang and J. -S. Wang, "High-performance and power-efficient CMOS comparators," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 254–262, Feb. 2003.
- H. -M. Lam and C. -Y. Tsui, "High-performance single clock cycle CMOS comparator," Electron. Lett. , vol. 42, no. 2, pp. 75–77, Jan. 2006.
- H. -M. Lam and C. -Y. Tsui, "A MUX-based high-performance single cycle CMOS comparator," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 7, pp. 591-595 July 2007.
- Pierce Chuang, David Li, and Manoj Sachdev, Fellow, IEEE "A Low-Power High-Performance Single-Cycle Tree-Based 64-Bit Binary Comparator" IEEE Transactions on Circuits And Systems—II: Express Briefs, Vol. 59, No. 2, February 2012.
- F. Frustaci, S. Perri, M. Lanuzza, and P. Corsonello, "A new low-power high - speed single – clock -cycle binary comparator," in Proc. IEEE Int. Symp. Circuits Syst. , pp. 317–320, 2010.
- S. Perri and P. Corsonello, "Fast low-cost implementation of single-clock-cycle binary comparator,"IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 12, pp. 1239–1243, Dec. 2008.
Index Terms
Keywords