The week's pick
Random Articles
Reseach Article
Wide Tuning Range CMOS VCO for Radio Frequency Application
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 67 - Number 13 |
| Year of Publication: 2013 |
| Authors: Nanhe Lal, Ashish Raman, Balraj K |
10.5120/11454-7056
|
Nanhe Lal, Ashish Raman, Balraj K . Wide Tuning Range CMOS VCO for Radio Frequency Application. International Journal of Computer Applications. 67, 13 ( April 2013), 8-17. DOI=10.5120/11454-7056
Abstract
This paper presents a three-stage 1. 8V ring VCO in a 0. 18 ?m CMOS technology with wide tuning range and a good phase noise differential ring oscillator . The oscillator architecture is a three stage differential ring with Multi pass path using push- pull inverters. The circuit was implemented and the measured tuning range of the from 3. 8741 GHz to 5. 913 GHz, phase noise is -106dBc/Hz from center frequency 5. 9GHz and Power Dissipation 28. 392dBm at Control Voltage 1Volt.
References
- S. -M. Yim, T. Chen, and K. K. O, "The effects of a ground shield on the characteristics and performance of spiral inductors," IEEE J. Solid-State Circuits, vol. 37, pp. 237–244, Feb. 2002.
- Yalcin A. Eken and John P. Uyemura , "The Design of a 14GHZ I/Q ring oscillator in 0. 18 ?mCMOS," IEEE, ISCAS,Page(s): IV - 133-136, Vol. 4,2004
- Graninckx and Steyaert, M. "A 1. 8-GHz Low- phasmnoise CMOS VCO using optimized hollow spiral inductors", IEEE J. Solid-State Circuits, Volume : 32 ,pp 736-744, May 1997.
- Timár, Á. Vámos, G. Bognár, "Comprehensive design of a high frequency PLL sythesizer for ZigBee application", IEEE DDECS,Prague, April 2006
- J. Mancatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," in ISSCC 1996 Dig. Tech. Papers, Feb. 1996 pp. 130-131.
- Sung Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", Tata McGraw Hill, Edition 2003, Sixteenth reprint 2007.
- Razavi B. , "Design of Analog CMOS Integrated Circuits", McGraw Hill Companies, inc. , 2001.
- Changzhi Li and Jenshan Lin, "A 1–9 GHz Linear-Wide-Tuning-Range Quadrature Ring Oscillator in 130 nm CMOS for Non-Contact Vital Sign Radar Application" IEEE ,2009.
- B. Razavi, "Design of monolithic phase-locked loops and clock recovery circuits—A tutorial," in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design. Piscataway, NJ: IEEE Press, 1996.
- L. Sun and T. A. Kwasniewski, "A 1. 25-GHz 0. 35- ?m monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 910–916, Jun. 2001
- Y. A. Eken and J. P. Uyemura, "A 5. 9-GHz voltage-controlled ring oscillator in 0. 18-µm CMOS," IEEE J. Solid-State Circuits, vol. 39, No. 1, pp. 230-233, January 2004.
- Hai Qi Liu, Wang Ling Goh and Liter Siek, "A 0. 18-?m 10-GHz CMOS Ring Oscillator for Optical Transceivers"pp1525-1527 IEEE2005.
- Zuow-Zun Chen and Tai-Cheng Lee, "The Design and Analysis of Dual-Delay-Path Ring Oscillators", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 58, NO. 3, MARCH 2011,pp 470-478.
- Ming-Da Tsai,Yi-Hsien Cho, and Huei Wang, "A 5-GHz Low Phase Noise Differential Colpitts CMOS VCO" IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 15, NO. 5, MAY 2005,pp327-329
- S. -H. Lee, Y. -H. Chuang, S. -L. Jang, and C. -C. Chen, "Low phase noise IEEE Microwave and Wireless Components Letters Vol. 17, No. 2, PP. 145–147, February 2007.
Index Terms
Keywords