The week's pick
Random Articles
Reseach Article
Power Analysis and Optimization Techniques of an 8-bit FIR Filter from RTL through GDSII
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 67 - Number 1 |
| Year of Publication: 2013 |
| Authors: C. Ashok Kumar, B. K. Madhavi, K. Lal Kishore |
10.5120/11357-6573
|
C. Ashok Kumar, B. K. Madhavi, K. Lal Kishore . Power Analysis and Optimization Techniques of an 8-bit FIR Filter from RTL through GDSII. International Journal of Computer Applications. 67, 1 ( April 2013), 5-11. DOI=10.5120/11357-6573
Abstract
Power dissipation in CMOS circuits has put forth many technical challenges for VLSI design engineers. Dynamic power and leakage power have increased with increase in frequency of operation and transistor scaling. Signal and image processing applications require FIR filter as a sub system which has multipliers and adders as sub units. Reducing power dissipation in FIR filter will reduce power dissipation in complex circuits. In this paper, we present design and analysis of FIR filter optimizing area, power and speed performances. The low power techniques and area optimization techniques as recommended by EDA tool vendors are evaluated and optimum constraints are chosen to get the best estimation of power and speed performances. an 8-bit FIR filter is designed using Matlab FDA tool, the HDL model developed I synthesized using ASIC design tools and physical design is carried out. Various optimization techniques at every stage is used to constrain the design for optimum implementation. Choice of multipliers and adders and their impact on power is estimated. The design oriented techniques adopted to achieve power savings up to 36% using the clock gating and using the data path operator isolation here, 7% of the power has been saved. Power targets achieved would be compared to match quantitatively with the power numbers of the same design at gate level netlist after synthesis and gate level netlist after Placement & Routing.
References
- The National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2005.
- http://www. avicenne. com/gb/batteries_and_power_supply_publications. htm, Dec, 2006.
- Sequence Design, Power Theater Reference Manual, Sequence Design Inc. , Santa Clara, CA, 2006.
- Christian Piguet "Low-power CMOS Circuits Technology, Logic Design and CAD Tools", CRC Press, ISBN 0-8493-1941-2, 2005.
- A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digita ldesign IEEE J. of Solid-State Circuits", Vol. 27, pp. 473–484, 1992
- H. Kapadia, L. Benini, and G. De. Michele, "Reducing switching activity on data path busses with control-signal gating", IEEE J. Solid-State Circuits, vol. 34, pp 405-414, Mar. 1999
- U. Meyer-Baese – Digital Signal Processing with Field Programmable Gate Arrays Second Edition – Springer, p. 109.
- KODEK - Design of Optimal Finite Word length FIR Digital Filters Using Integer Programming Techniques - IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-28, No. 3, JUNE 1980.
- Wonyong Sung and Ki-Il Kum - Simulation-Based Word-Length Optimization Method for Fixed-point Digital Signal Processing Systems - IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 43, NO. 12, DECEMBER 1995.
- Albert Tung-Hoe Wong, New scalable systolic array processor architecture for discrete convolution
- D. Rutland, "Why Computers Are Computers", Wren Publishing, 1995.
- W. Nebel and J. Mermet, eds. , "Low-Power Design in Deep Submicron Electronics, NATO ASI Series", Kluwer Academic Publishers, 1997
- Benini, L. and de Micheli, G. , "System-level power optimisation: techniques and tools", ACM Trans. on Design Automation of Electronic Syst. , Vol. 5, pp 115–192, 2000.
- Donno, E. Macci, and L. Mazzoni, "Power-Aware Clock Tree Planning", Proc. ACM/IEEE Int. Symp. Physical Design, pp. 138-147,2004
- J. Rabaey and M. Pedram, Ed. , "Low Power Design Methodologies", Kluwer, 1995.
Index Terms
Keywords