Random Articles
Reseach Article
Modified Optimal Performance Mapping on Reconfigurable Architecture for Multimedia Applications
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 65 - Number 20 |
| Year of Publication: 2013 |
| Authors: V. Vidya Devi, Bharath Kumar |
10.5120/11044-5481
|
V. Vidya Devi, Bharath Kumar . Modified Optimal Performance Mapping on Reconfigurable Architecture for Multimedia Applications. International Journal of Computer Applications. 65, 20 ( March 2013), 37-40. DOI=10.5120/11044-5481
Abstract
In this paper, Coarse-grained reconfigurable architectures (CGRAs) are capable of achieving both goals of high performance and flexibility. CGRAs not only improve performance by exploiting the features of repetitive computations, but also can adapt to diverse computations by dynamically changing configurations of an array of its internal processing elements (PEs) and their interconnections. This paper introduces approaches to mapping applications onto CGRAs supporting both integer and floating point arithmetic. After presenting an optimal formulation using integer linear programming, we present a fast heuristic mapping algorithm. Our experiments on randomly generated examples generate optimal mapping results using our heuristic algorithm for 97% through put. We observe similar results for practical examples from multimedia and 3-D graphics benchmarks. The applications mapped on a CGRA show up to 120 times performance improvement compared to software implementations, demonstrating the potential for application acceleration on CGRAs supporting floating-point operations. ISE Xiling 9. 1 version, Altra ModelSim SE 5. 7. was used to simulate and verify the results.
References
- Bowman, , M. -H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho, "Morphosys: An integrated reconfigurable system for dataparallel and computation-intensive applications," IEEE Trans. Comput. , vol. 49, no. 5, pp. 465–481, May 2000.
- B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. FPLA, 2003, pp. 61–70.
- T. J. Callahan and J. Wawrzynek, "Instruction-level parallelism for reconfigurable computing," in Proc. IWFPL, 1998, pp. 248–257.
- B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures," in Proc. ICFPT, Dec. 2002, pp. 166–173.
- T. Toi, N. Nakamura, Y. Kato, T. Awashima, K. Wakabayashi, and L. Jing, "High-level synthesis challenges and solutions for a dynamically reconfigurable processor," in Proc. ICCAD, Nov. 2006, pp. 702–708.
- H. Park, K. Fan, S. A. Mahlke, T. Oh, H. Kim, and H. Kim, "Edge centric modulo scheduling for coarse-grained reconfigurable architectures," in Proc. PACT, Oct. 2008, pp. 166–176.
- S. Friedman, A. Carroll, B. V. Essen, B. Ylvisaker, C. Ebeling, and S. Hauck, "SPR: An architecture-adaptive CGRA mapping tool," in Proc. FPGA, 2009, pp. 191–200.
- J. Yoon, A. Shrivastava, S. Park, M. Ahn, and Y. Paek, "A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architecture," IEEE Trans. Very Large Scale Integr. Syst. , vol. 17, no. 11, pp. 1565–1578, Jun. 2008.
- M. Jo, V. K. P. Arava, H. Yang, and K. Choi, "Implementation of floating-point operations for 3-D graphics on a coarse-grained reconfigurable architecture," in Proc. IEEE-SOCC, Sep. 2007, pp. 127–130
Index Terms
Keywords