We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 December 2024
Reseach Article

Parallel Computing for Detecting Processes for Distorted Signal

by Sarkout N. Abdulla, Zainab T. Alisa, Arwaa Hameed
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 65 - Number 17
Year of Publication: 2013
Authors: Sarkout N. Abdulla, Zainab T. Alisa, Arwaa Hameed
10.5120/11015-6372

Sarkout N. Abdulla, Zainab T. Alisa, Arwaa Hameed . Parallel Computing for Detecting Processes for Distorted Signal. International Journal of Computer Applications. 65, 17 ( March 2013), 20-27. DOI=10.5120/11015-6372

@article{ 10.5120/11015-6372,
author = { Sarkout N. Abdulla, Zainab T. Alisa, Arwaa Hameed },
title = { Parallel Computing for Detecting Processes for Distorted Signal },
journal = { International Journal of Computer Applications },
issue_date = { March 2013 },
volume = { 65 },
number = { 17 },
month = { March },
year = { 2013 },
issn = { 0975-8887 },
pages = { 20-27 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume65/number17/11015-6372/ },
doi = { 10.5120/11015-6372 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:19:05.465053+05:30
%A Sarkout N. Abdulla
%A Zainab T. Alisa
%A Arwaa Hameed
%T Parallel Computing for Detecting Processes for Distorted Signal
%J International Journal of Computer Applications
%@ 0975-8887
%V 65
%N 17
%P 20-27
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Wireless devices such as hand phones and broadband modems rely heavily on forward error correction techniques for their proper functioning, thus sending and receiving information with minimal or no error, while utilizing the available bandwidth. Major requirements for modern digital wireless communication systems include high throughput, low power consumption and physical size. This research focused on the speed. The design of a four state convolutional encoder and Viterbi decoder has been studied and implemented. In order to solve the Viterbi decoding of lower speed problem, a Viterbi decode method has been parallelized. Message passing interface (MPI) with dual core personal computer (PC) and with cluster is selected as the environments to parallelize VA by distributing the states on the cluster and then by using block based technique. It is found that parallel Viterbi code when the states have been distributed on a number of computers provide poor performance; due to the communication overhead. So, in order to obtain better performance; it is suggested that to replace the multicomputer system (LAN with 100Mbps) with multiprocessor system (its speed tenth of Gbps). Block based parallelism can reach a maximum efficiency of 94. 25 % and speed-up of 1. 88497 when 2 PCs are used on a cluster with message length of 3000 bits. On 3 PCs, maximum efficiency of 95% and speedup of 2. 85 have been obtained with message length of 9000 bits. However; on 4 PCs; the system reaches maximum efficiency of 58. 333, maximum speed-up of 2. 33 with message length of 3000 bits.

References
  1. Derwood, 2002. A Tutorial on Convolutional Coding with Viterbi Decoding.
  2. T. Oberg, 2001. Modulation, Detection and Coding.
  3. Yanyan1, X. and Dianren1 "The Design of Efficient Viterbi Decoder and Realization by FPGA" Modern Applied Science; Vol. 6, No. 11; 2012.
  4. Bocharova, H. , Student Member, IEEE, Johannesson, Life Fellow, IEEE, and Kudryashov "A Closed Form Expression for the Exact Bit Error Probability for Viterbi Decoding of Convolutional Codes". Copyright © 2012 IEEE.
  5. Suresh, R. , Bala. "Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA". International Journal of Engineering and Innovative Technology (IJEIT) Volume 2, Issue 6, December 2012.
  6. Laddha, V. "Implementation of Adaptive Viterbi Decoder through FPGA". IJESAT | Nov-Dec 2012
  7. Nayel Al-Zubi Pipelined Viterbi Decoder Using FPGA Research Journal of Applied Sciences, Engineering and Technologies, 2013 (Vol. 5, Issue: 04).
  8. J. Tuominen and J. Plosila, "Asynchronous Viterbi Decoder in Action Systems ", TUCS Technical Report, No 710, 2005.
  9. John Proakis, 1989. Digital Communications.
  10. H. Hendrix, "Viterbi Decoding Techniques for the TMS320C54x DSP Generation ", TEXAS Application Report, SPRA071A - January 2002.
  11. Y. E. MAJEED, " Detection Methods for GSM/EDGE Mobile Communication System ", Ph. D. Thesis, University of Baghdad, 2007.
  12. I. Foster, 1995. Argonne National Laboratory, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering.
  13. K. Hwang and B. , 1988. Computer Architecture and Parallel Processing.
  14. A. Y. Zomaya, 2006. Parallel Computing for Bioinformatics and Computational Biology.
  15. B. Parhami, 2002. Introduction to Parallel Processing Algorithms and Architectures.
  16. R. S. Morrison, 2003. Cluster Computing Architectures, Operating Systems, Parallel Processing & Programming Languages.
Index Terms

Computer Science
Information Sciences

Keywords

Viterbi decoder parallel computing parallel Viterbi decoder MPI