International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 65 - Number 16 |
Year of Publication: 2013 |
Authors: Neha Agarwal, Satyajit Anand |
10.5120/11010-6344 |
Neha Agarwal, Satyajit Anand . Logical Effort to Study the Performance of 32-bit Heterogeneous Adder. International Journal of Computer Applications. 65, 16 ( March 2013), 36-38. DOI=10.5120/11010-6344
The method of Logical Effort is an easy way to estimate the delay in a CMOS circuit. In this work application of Logical Effort on transistor level analysis of 32-bit heterogeneous adder architecture is designed and presented. Heterogeneous architecture consists of concatenation of four different sub adders (Ripple Carry, Carry Look Ahead, Carry Skip and Carry Select Adder) to design an adder unit. The efficiency of the Logical Effort model is analyzed by circuit simulation using Tanner EDA Tool.