Random Articles
Reseach Article
An Area Efficient design of Fully Pipelined, 2D-DCT, Quantizer and Zigzag JPEG Encoder using VHDL
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 65 - Number 10 |
| Year of Publication: 2013 |
| Authors: Durga Patidar, Jaikaran Singh, Mukesh Tiwari |
10.5120/10964-5935
|
Durga Patidar, Jaikaran Singh, Mukesh Tiwari . An Area Efficient design of Fully Pipelined, 2D-DCT, Quantizer and Zigzag JPEG Encoder using VHDL. International Journal of Computer Applications. 65, 10 ( March 2013), 42-46. DOI=10.5120/10964-5935
Abstract
Image compression is the reduction or elimination of redundancy in data representation in order to achieve reduction in storage and communication cost. For this we use the simple computational method, 2D-DCT, using two 1D-DCT performed on matrix of (8X8). The DCT is a technique that converts a signal from spatial domain to frequency domain. Here we first convert the image into minimum code units. Then 2-D DCT is applied on each block. Then further process of Quantization, Zig-Zag approach and encoding is applied on the processed data. The architecture uses 3049 slices, 2,457 LUT, 46 I/Os of Xilinx Spartan-3 XC3S1600
References
- Sanjeevan nanavar, S. A. N Nagamani, . ,"Efficient design and FPGA implementation of JPEG encoder using verilog HDL" Nanoscience, Engineering and Technology (ICONSET), 2011 International Conference on Nov. 2011.
- P. Subramanian, , A. S. C. Reddy, "VLSI Implementation of fully pipelined multiplierless 2D DCT/IDCT architecture for JPEG", Signal Processing (ICSP), 2010 IEEE 10th International Conference on Oct. 2010.
- Xing Wang, Xinhuan Feng, Nianfeng He, Qilong Jia, Ying Zou, "JPEG image compression algorithm analysis and local optimization" Advanced Management Science (ICAMS), 2010 IEEE International Conference on
- T. Pradeepthi and Addanki Purna Ramesh ," Pipelined architecture of 2D-DCT, Quantization and Zigzag process for JPEG image compression using VHDL" International Journal of VLSI design & Communication Systems (VLSICS) Vol. 2, No. 3, September 2011.
- Vijaya Prakash. A. M , K. S. , "GurumurthyA Novel VLSI Architecture for Image Compression Model Using Low power Discrete Cosine Transform" World Academy of Science, Engineering and Technology 72 2010.
- Nam Ik Cho, Sang Uk Lee "Fast Algorithm and Implementation of 2-D Discrete CosineTransform", IEEE Transaction on Circuits and Systems, Vol. 38, No. 3, March 1991.
- E. Magli, "The JPEG Family of Coding Standard," Part of "Document and Image Compression", New York: Taylor and Francis, 2004.
- Heyne and J. Goetz A low-power and high-quality implementation of the discrete cosine transformation,Adv. Radio Sci. , 5, 305311, 2007.
- Vijay Kumar Sharma, Umesh C. Pati, and K. K. Mahapatra "A Simple VLSI Architecture for Computation of 2-D DCT, Quantization and Zig-zag ordering for JPEG".
- L. Agostini, S. Bampi, "Pipelined Fast 2-D DCT Architecture for JPEG Image Compression" Proceedings of the 14th Annual Symposium on Integrated Circuits and Systems Design, Pirenopolis, Brazil. IEEE Computer Society 2001. pp 226-231.
- Sherif T. EID Shams University Cairo "A Low Power 1-D DCT/IDCT Core". 1999 -Y2k.
- Ken Cabeen and Peter Gent Math 45 College of the Redwoods Image Compression and Discrete Cosine Transform.
- Andrew B. Watson,Image compression using the discrete cosine transform, Mathematical Journal, 4(1), 1994, p, 81-88.
- VijayaPrakash and K. S. Gurumurthy. A Novel VLSI Architecture for Digital Image Compression UsingDiscrete Cosine Transform and Quantization IJCSNS September 2010.
- Syed Ali Khayam, The Discrete Cosine Transform (DCT): Theory and Application. ECE 802 602: Information Theory and Coding, March 10th 2003.
Index Terms
Keywords