CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Intrusion Detection and Secured Data Transmission using Software Hardware Codesign

by S. Arul, S. Ravi, Sangappa S B
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 65 - Number 10
Year of Publication: 2013
Authors: S. Arul, S. Ravi, Sangappa S B
10.5120/10963-5934

S. Arul, S. Ravi, Sangappa S B . Intrusion Detection and Secured Data Transmission using Software Hardware Codesign. International Journal of Computer Applications. 65, 10 ( March 2013), 36-41. DOI=10.5120/10963-5934

@article{ 10.5120/10963-5934,
author = { S. Arul, S. Ravi, Sangappa S B },
title = { Intrusion Detection and Secured Data Transmission using Software Hardware Codesign },
journal = { International Journal of Computer Applications },
issue_date = { March 2013 },
volume = { 65 },
number = { 10 },
month = { March },
year = { 2013 },
issn = { 0975-8887 },
pages = { 36-41 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume65/number10/10963-5934/ },
doi = { 10.5120/10963-5934 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:18:31.095747+05:30
%A S. Arul
%A S. Ravi
%A Sangappa S B
%T Intrusion Detection and Secured Data Transmission using Software Hardware Codesign
%J International Journal of Computer Applications
%@ 0975-8887
%V 65
%N 10
%P 36-41
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Dependability of the nodes in a group network is very important for its successful applications in the engineering area. Conventionally, when a node has a failure, it (i. e. data from that node) is usually discarded and the network is reorganized with faultless nodes to continue with the normal operation without a tradeoff with the functional coverage of the networks. In this paper, it is planned that the sensor nodes designed with self-healing ability can dynamically change their node configurations to repair during hardware failures. The work once integrated with an existing standalone target group nodes or Host/Target group communicating nodes can improve the robustness of the group network and reduce the maintenance cost when deployed in real time applications.

References
  1. A. Elbirt, "An FPGA Implementation and Performance Evaluation of the CAST-256 Block Cipher", Technical Report, Cryptography and Information Security Group, Electrical and Computer Engineering Department, Worcester, MA, May 1999.
  2. Rebaudengo M, Sonza Reorda M, Torchiano M and Violante M, "Soft-error detection through software fault-tolerance techniques", International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 210-218, Nov 1999.
  3. Y. Xiong and L. G. Mason. "Restoration strategies and spare capacity requirements in self-healing ATM networks", proceedings of IEEE/ACM Transactions in Networking, Vol. 7, No. 1, pp. 98–110, 1999.
  4. Jae Min Lee, "Physical Layer Redundancy Method for Fault-Tolerant Networks in Picnet", Proceedings on the 13th CISL Winter Workshop, Sul-Ak Mountain, February 2000.
  5. P. K. Lala, "Self-Checking and Fault-Tolerant Digital Design", San Francisco, CA: Morgan Kaufman Publishers, 2001.
  6. N. Matloff, "Cyclic Redundancy Checking", in the 10th symposium of Department of Computer Science, University of California, 2001.
  7. Michaël Hauspie, "Localized Algorithms for Detection of Critical Nodes and Links for Connectivity in Ad hoc Networks", proceeding in 3rd IFIP Mediterranean Ad Hoc Networking Workshop (MED-HOC-NET 2004), Bodrum, Turkey", 2004.
  8. Andrew R. Cormier, Carl B. Dietrich, Jeremy Price, Jeffrey H. Reed, "Dynamic reconfiguration of software defined radios using standard architectures", Physical Communication 3, pp. 73-80, 2010.
  9. Anh Thien Tran, Dean Nguyen Truong and Bevan Baas, "A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms", IEEE Transactions on Computer-Aided Design Of Integrated Circuits and Systems, Vol. 29, No. 6, June 2010.
  10. E. Beigne, F. Clermidy, H. Lhermet, S. Miermont, Y. Thonnart, X. -T. Tran, A. Valentian, D. Varreau, P. Vivet, X. Popon, and H. Lebreton, "An asynchronous power aware and adaptive NoC based circuit", IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1167–1177, Apr. 2009.
  11. E. Beigne, et al. ,
  12. presented the processors hardware to support dynamic voltage and frequency scaling (DVFS) through software or a local DVFS controller.
  13. P. Teehan, G. G. F. Lemieux and M. R. Greenstreet, "Estimating reliability and throughput of source-synchronous wave-pipelined interconnect", in Proc. ACM/IEEE International Symposium Network Chip (NOCS), pp. 234–243, May 2009.
  14. X. Xiang, X. Wang and Y. Yang, "Supporting Efficient and Scalable Multicasting over Mobile Ad Hoc Networks", IEEE Transactions On Mobile Computing, Vol. 10, No. 5, April 2011.
  15. J. H. Sarker, M. Hassan, S. Halme, "Power level selection schemes to improve throughput and stability of slotted ALOHA under heavy load", Computer Communication 25, 2002.
Index Terms

Computer Science
Information Sciences

Keywords

Intrusion Detection E-Mote System Data Encryption Standard (DES)

Powered by PhDFocusTM