The week's pick
Random Articles
Reseach Article
Error Identification and Correction for Memory Application using Majority Logic Decoder and Detector
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 64 - Number 10 |
| Year of Publication: 2013 |
| Authors: D. Subalakshmi, P. S. Raghavendran |
10.5120/10668-5448
|
D. Subalakshmi, P. S. Raghavendran . Error Identification and Correction for Memory Application using Majority Logic Decoder and Detector. International Journal of Computer Applications. 64, 10 ( February 2013), 8-13. DOI=10.5120/10668-5448
Abstract
Nano-memory is a new memory storage technology which may be used for memory applications such as aerospace, nano-bioengineering, etc. It provides smaller, faster and lower energy device. This technology blends together tiny carbon nano-tubes with conventional semiconductor. During encoding and decoding process, the error may occur in the codeword which results in the mismatching or loss of information. Error detection and correction are main issues in the memory which needs to be identified and corrected. The proposed method will identify the error and correct the error in the memory application using Majority Logic Decoder and Detector (MLDD). MLDD corrects the error based on number of parity check equation. This technology reduces the N-iteration to three iteration, if the codeword doesn't contain any fault. It reduces the memory access time when there is no fault in data read. However it reduces the decoding time that increase memory application. This method uses decoder to detect the failure which minimizes the area and power consumption.
References
- K. Amir and B. Eric, "Fast, minimal decoding complexity, system level, binary systematic (41, 32) single-error-correcting codes for on-chip DRAM Application", in Pro. IEE Int'tSymp. On Defect and fault Tolerance in VLSI System (DFT), San Francisco, Oct. 2001. pp 308-313.
- R. C. Baumann, "The impact of technology scaling on soft error rate performance and limit to the efficacy of error correction," IEEE IEDM 2002, p. 329-332.
- A. DeHon, S. C. Goldstein, P. J. Kuekes and P. Lincoln, "Non-photolithographic nanoscale memory density prospects," IEE Trans. Nano-technol. , vol. 4, no. 2, pp 215-228, Feb. 2005.
- W. Gao and S. Simmons, "A study on the VLSI implementation of ECC for embedded DRAM", in Proc. Canadian Conf. on electrical and computer Engineering. Montreal, May 2003, vol. 3, no. 1, pp 203-206.
- S. Ghosh, S. Basu. And N. A. Touba, "Reducing power consumption in memory ECC checkers" , in Proc. Int't Test Conf (ITC), Charlotte, Oct. 2004, pp. 1322-1331.
- R. W. Hamming, "Error detecting and error correcting codes", Bell System Tech. J. , vol. XXVI, no. 2, pp. 147-160, April.
- M. Y. Hsiao, "A class of Optimal minimum Odd-weight-column SEC-DED Codes", IBM Journal of R & D Vol. 14 July 1970, pp. 395-401.
- S. Lin, D. J. Costello, "Error Control Coding: Fundamental and Application", Prentice-Hall, 2004.
- J. A. Maestro and P. Reviriego, " Reliability of soft-error correction protected memories", IEEE Trans, on Reliability, vol. 58, no. 1, pp. 193-201, Mar. 2009.
- D. Radaelli, H. Puchner, S. Wrong, S. Daniel, "Investigation of multi-bit upsets in a 150nm technology SRAM device", IEEE Trans. On Nucl. Sci. vol 52, Issue 6, pp. 2433-2437, Dec 2005.
- I. S. Reed, " A class of multiple-error-correcting codes and decoding scheme," IRE Trans. Inf. Theory, vol. IT-4, pp. 38-49.
- C. W. Slayman, "Cache and memory error detection and correction, and reduction techniques for terrestrial servers and workstations", IEEE Trans. Device & Material Reliability Vol. 5 Sept. 2005 pp. 397-404.
- E. J. Weldon, Jr. , "Difference-set cyclic codes," Bell Syst. Tech. J. , vol 45, pp 1045-1055
Index Terms
Keywords