CFP last date
20 December 2024
Reseach Article

A Robust and Efficient Method For Error Detection And Correction In Memories

by Jayarani M. A, M. Jagadeeswari
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 63 - Number 16
Year of Publication: 2013
Authors: Jayarani M. A, M. Jagadeeswari
10.5120/10549-5073

Jayarani M. A, M. Jagadeeswari . A Robust and Efficient Method For Error Detection And Correction In Memories. International Journal of Computer Applications. 63, 16 ( February 2013), 11-16. DOI=10.5120/10549-5073

@article{ 10.5120/10549-5073,
author = { Jayarani M. A, M. Jagadeeswari },
title = { A Robust and Efficient Method For Error Detection And Correction In Memories },
journal = { International Journal of Computer Applications },
issue_date = { February 2013 },
volume = { 63 },
number = { 16 },
month = { February },
year = { 2013 },
issn = { 0975-8887 },
pages = { 11-16 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume63/number16/10549-5073/ },
doi = { 10.5120/10549-5073 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:14:29.337884+05:30
%A Jayarani M. A
%A M. Jagadeeswari
%T A Robust and Efficient Method For Error Detection And Correction In Memories
%J International Journal of Computer Applications
%@ 0975-8887
%V 63
%N 16
%P 11-16
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Due to higher integration densities, technology scaling and variation in parameters, the performance failures may occur for every application. The memory applications are also prone to single event upsets and transient errors which may lead to malfunctions. The paper deals with the idea of a novel fault detection and correction technique using EG-LDPC codes with the application mainly focused on memories. The majority logic decoding is used here, since it can correct a large number of errors. Even though the majority decoding consumes more time, it can be overcome by the proposed technique which detects the errors in less cycle time. It can obviously reduce memory access time when the data read process is error free. The use of an additional logic results in a slight area overhead in proposed method when compared to the existing technique, which is overcome by a modified implementation of majority gate. The results obtained are compared with the existing version of the technique.

References
  1. R. Naseer and J. Draper, "DEC ECC design to improve memory reliability in sub-100 nm technologies," in Proc. IEEE ICECS, 2008, pp. 586–589.
  2. Shih-Fu Liu,Pedro Revingo, and Juan Antonio Meastro "Efficient majority fault detection with difference set codes for memmory applications", IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 20, no. 1, pp. 148–156, Jan. 2012.
  3. M. A. Bajura et al. , "Models and algorithmic limits for an ECC- based approach to hardening sub-100-nm SRAMs," IEEE Trans. Nucl. Sci. , vol. 54, no. 4, pp. 935–945, Aug. 2007
  4. R. C. Baumann,"Radiation-induced soft errors in advanced semiconductor technologies," IEEE Trans. Device Mater. Reliabil. , vol. 5, no. 3, pp. 301–316, Sep. 2005.
  5. C. W. Slayman, "Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations," IEEE Trans. Device Mater. Reliabil. , vol. 5, no. 3, pp. 397–404, Sep. 2005.
  6. H. Naeimi and A. DeHon, "Fault secure encoder and decoder for NanoMemory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 17, no. 4, pp. 473–486, Apr. 2009.
  7. S. Ghosh and P. D. Lincoln, "Low-density parity check codes for error correction in nanoscale memory," SRI Comput. Sci. Lab. Tech. Rep. CSL-0703, 2007.
  8. B. Vasic and S. K. Chilappagari, "An information theoretical frame work for analysis and design of nanoscale fault-tolerant memories based on low-density parity-check codes," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 11, pp. 2438–2446, Nov. 2007.
  9. S. Lin and D. J. Costello, Error Control Coding,2nd ed Englewood Cliffs, NJ: Prentice-Hall, 2004.
  10. T. Kuroda, M. Takada, T. Isobe, and O. Yamada, "Transmission scheme of high-capacity FM multiplex broadcasting system," IEEE Trans. Broadcasting, vol. 42, no. 3, pp. 245–250, Sep. 1996.
  11. Y Kato and T. Morita, "Error correction circuit using difference-set cyclic code," in Proc. ASP-DAC, 2003, pp. 585-586.
  12. Pedro Reviriego,Juan A. Maestro, and Mark F. Flanagan, "Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes," IEEE Transactions On Very Large Scale Integration (Vlsi) Systems 1 (will be published).
  13. C. Tjhai, M. Tomlinson, M. Ambroze, and M. Ahmed, "Cyclotomic idempotent- based binary cyclic codes," Electron. Lett. , vol. 41, no. 6, Mar. 2005.
  14. T Shibuya and K. Sakaniwa, "Construction of cyclic codes suitable for iterative decoding via generating idempotents," IEICE Trans. Fundamentals, vol. E86-A, no. 4, pp. 928–939, 2003.
Index Terms

Computer Science
Information Sciences

Keywords

Majority logic decoding error correction codes (ECCs) Euclidean geometry low-density parity check (EG-LDPC) memory