We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 November 2024
Reseach Article

Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology

by Varsha Adhangale, R. D. Daruwala
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 63 - Number 16
Year of Publication: 2013
Authors: Varsha Adhangale, R. D. Daruwala
10.5120/10548-4956

Varsha Adhangale, R. D. Daruwala . Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology. International Journal of Computer Applications. 63, 16 ( February 2013), 5-10. DOI=10.5120/10548-4956

@article{ 10.5120/10548-4956,
author = { Varsha Adhangale, R. D. Daruwala },
title = { Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology },
journal = { International Journal of Computer Applications },
issue_date = { February 2013 },
volume = { 63 },
number = { 16 },
month = { February },
year = { 2013 },
issn = { 0975-8887 },
pages = { 5-10 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume63/number16/10548-4956/ },
doi = { 10.5120/10548-4956 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:14:28.673081+05:30
%A Varsha Adhangale
%A R. D. Daruwala
%T Design and Implementation of Soft core Processor on FPGA based on Avalon Bus and SOPC Technology
%J International Journal of Computer Applications
%@ 0975-8887
%V 63
%N 16
%P 5-10
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Nios II is a soft Processor that can be incorporated in system implemented on a FPGA device by using Avalon Interface & SOPC technology. It allows easy interfacing of new peripheral blocks to existing software. The FPGA has the capability of parallel processing and hardware modification. It offers the possibility of microprocessor implementations, which can be programmed in assembly or C. The NIOS II is a versatile embedded processor family that presents high performance and has been created for FPGA. The NIOS II Processor propitiates flexibility in the implementation of the processor system such an as: Choose the exact set of CPUs, peripherals, and interfaces needed for the application; increase performance without changing board design, accelerating only functions that require it; eliminate the risk of processor obsolescence; lower overall cost, complexity, and power consumption combining many functions into one chip. In this paper Nios II Soft processor provided by ALTERA is Implemented On Cyclon II FPGA using Avalon bus & SOPC Technology, where Avalon interfaces simplify system design by allowing designer to easily connect components in an Altera FPGA. SOPC Builder enables designer to define and generate a complete system-on-a-programmable-chip (SOPC) in much less time than using traditional, manual integration methods. The Nios II family of embedded processors consists of three processor cores that implement a common instruction set architecture, each optimized for specific performance point and all are supported by same software tool chain.

References
  1. Zuo Zhen, Tang Guilin , Dong Zhi , Huang Zhiping ,"Design and realization of the hardware platform based on the Nios soft-core processor" 8th International Conference on Electronic Measurement and Instruments, ICEMI '07, Proc. IEEE,pg. 865-869,July2007
  2. Alcalde, Ortmann, M. S, Mussa, S. A. ,"NIOS II Processor Implemented in FPGA: An Application on Control of a PFC Converter" Conference on Power Electronics Specialists , PESC 2008. Proc. IEEE , pg. 4446-4451,June 2008.
  3. Wang Ziting ,Guo Haili ,Sun Yan ,"Design of VGA Image Controller Based on SOPC Technology" International Conference on New Trends in Information and Service Science, NISS '09, Proc. IEEE,pg. 825-827 , July 2009.
  4. Lin Fei-yu , Jiao Xi-xiang , Guo Yu-Hui , Zhang Jian-chuan , Qiao Wei-ming , Jing Lan , Wang Yan-Yu , Ma Yun-hai ,"System On Programmable Chip Development System" Second International Workshop on Education Technology and Computer Science (ETCS), proc. IEEE , Volume 1,pg. 471-474, March2010.
  5. Cardarilli, G. C. Di Nunzio, L. , Fazzolari, R. , Re, M. , Lee, R. B. ,"Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor" Forty Fourth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), 2010 , Proc. IEEE,pg. 1279-1283,Nov 2010.
  6. Tong, J. G. ,Anderson, I. D. L. ,Khalid, M. A. S. ," Soft- Core Processors for Embedded Systems " Sixth International Conference on Microelectronics, proc. IEEE, pg. 170-173, Dec2006.
  7. First time designer guide http://www. altera. com/literature/hb/nios2/edh_ed51001. pdf
  8. SOPC guide http://www. altera. com/literature/ug/ug_sopc_builder. pdf
  9. Quartus II Version 7. 2 Handbook Volume 4: SOPC Builder: http://www. cs. columbia. edu/~sedwards/classes/2008/4840/qts_qii5v4. pdf
  10. Avalon Interface Specifications: http://www. altera. com/mnl_avalon_spec. pdf
Index Terms

Computer Science
Information Sciences

Keywords

Nios II Processor Avalon interface SOPC Builder