CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Implementation of a Wireless Communication System - A Review

by Mamta Sood, Manohar Wagh, Monika Cheema
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 63 - Number 15
Year of Publication: 2013
Authors: Mamta Sood, Manohar Wagh, Monika Cheema
10.5120/10546-5545

Mamta Sood, Manohar Wagh, Monika Cheema . Implementation of a Wireless Communication System - A Review. International Journal of Computer Applications. 63, 15 ( February 2013), 45-50. DOI=10.5120/10546-5545

@article{ 10.5120/10546-5545,
author = { Mamta Sood, Manohar Wagh, Monika Cheema },
title = { Implementation of a Wireless Communication System - A Review },
journal = { International Journal of Computer Applications },
issue_date = { February 2013 },
volume = { 63 },
number = { 15 },
month = { February },
year = { 2013 },
issn = { 0975-8887 },
pages = { 45-50 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume63/number15/10546-5545/ },
doi = { 10.5120/10546-5545 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T21:14:27.245649+05:30
%A Mamta Sood
%A Manohar Wagh
%A Monika Cheema
%T Implementation of a Wireless Communication System - A Review
%J International Journal of Computer Applications
%@ 0975-8887
%V 63
%N 15
%P 45-50
%D 2013
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In early days, the data transfer was done by wired media like co-axial cable(s), fiber optic cable(s) etc. The era has gone. Nowadays wired media is replaced by wireless means, for which Wi-Fi, ZigBee, Bluetooth and Dash7 (Wireless Sensor Networks) are used. Out of these techniques, Bluetooth is mostly used nowadays. This study emphasizes that wireless communication system for secured data transfer can be done by Bluetooth connectivity. Bluetooth devices are short range and meant for low power utilization, allowing communication between various devices. Various algorithms have been developed for the purpose of providing security to the data to be transferred. Main techniques are DES (Data Encryption Standards), AES (Advanced Encryption Standards), and EES (Escrowed Encryption Standards). Out of them, the Advanced Encryption Standards is the most widely used. This study analyzes the development of fully secured wireless connection terminals on a FPGA where connection is established using Bluetooth technology and advanced encryption standards (AES) are used to initialize the secured algorithm for data exchange. RC-10 Prototyping board with Xilinx Spartan-III XC3S1500L-4-FG320 FPGA device is used for hardware evaluation of system design.

References
  1. Bluetooth Special Interest Group, The Bluetooth System: Part-B: Baseband Specification Draft Ver 1. 1, (2000).
  2. Sunhee Kim and Seungjun LEE, " Design of Bluetooth Baseband Controller Using FPGA", in Journal of Korean Physical Society, vol. 42:200-205, Feb.
  3. Youquan Zheng and Zhenming Feng, "Simplification of Bluetooth Radio Devices", in networked appliances, 2002. G. AITHER S BURG Proceedings 2002 IEEE 4th International Workshop, Pages 107-115, 2002.
  4. Lanping Deng, K. Sobti and C. Chakraborty, "Accurate models for estimating area and power of FPGA Implementations. In Acoustic, Speech and Signal Processing, 2008. ICA SSP 2008. IEEE International Conference on Pages 1417-1420, 31-2008-April-4 2008.
  5. Hasasn Taha, Abdul N. Sazish, Afandi Ahmead , Mhd. Saeed Sharif and Abbes Amira, " Efficient FPGA Implementation of a wireless Communication System Using Bluetooth Connectivity ", IEEE-2010, PP. 1767-1770.
  6. J. Daemen and V. Rijmen, " The Block Cipher Rijndael;," Lecture Notes In Computer Science, Vol. 1820/2000, pp. 277-284.
  7. Joseph Zambreno, David Nguyen and Alok Chaudhary. Exploring Area/ Delay Tradeoffs in an AES FPGA Implementation. In Proceedings of the 14th Annual International Confernce on FPLA ( Pages 575-585. Springer 2004).
  8. Anurag Gupta, Afandi Ahmadd,, Mhd Saeed Sharif And Abbes Amira, " Rapid Prototyping of AES Encryption For Wireless Communication System On FPGA".
  9. [online ] available on : http://www. mentor. . com/
  10. G. Rouvroy, F-X Standaert, J. -J. Quisquater, and J. -D. Legat. Compact And Efficient Encryption/ Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited For small Embedded Applications. In Information Technology: Coding And Computing , 2004. v. Proceedings. ITCC 2004. , International Conference on, volume 2, pages 583-587. April 2004.
  11. Powel Chodoweic and Kris Gag. Very Compact FPGA Implementation of AES Algorithm. Cryptographic Hardware And Embedded Systems-CHES -2003, 2779:319-333, Oct. 2003.
  12. Hui Qin , Tsutomu Sasao and Yukihiro Iguchi. " An FPGA Design Of AES Encryption Circuit with 128-bit keys. In GLSVLSI '05: Proceedings of the 15th ACM Great Lakes Symposium on VLSI, Pages 147-151, 2005.
  13. Kimmo U. Jarvinen, Matti T. Tommiska, and Jorma O. Skytta. A fully pipelines memory less 17. 8 GBPS AES-128 Encryptor. In FPGA '03: Proceedings of the 2003 ACM/CIGDA eleventh International Symposium On Field Programmable Gate Arrays, Pages 207-215, New York, NY, USA, 2003. ACM.
  14. Francois-Xavier Standaert, Gael Rouvroy, Jean- Jacques Quisquater and Jean Didier Legat. Efficient Implementation Of Rijndael Encryption In Reconfigurable Hardware And Embedded Systems- CHES 2003, Pages 334-350, May 2003.
  15. Giacinto Paolo Saggase, Antonino Mazzeo, Nicola Mazzocca And Antonio G. M. STROLLO. An FPGA- Based Performance Of The Unrolling, Tiling And Pipelining Of The AES-Algorithm. In FPL, Pages 292-302,2003.
  16. A. Hodjat and I. Verbauwhede. A 21. 54 GBPS Fully Pipelined AES Processor on FPGA. In FCCM, 2004. 12th Annual IEEE Symposium On, Pgs 309-09,2004.
Index Terms

Computer Science
Information Sciences

Keywords

Advanced Encryption Standard (AES) Field Programmable Gate Array (FPGA)

Powered by PhDFocusTM