The week's pick
Random Articles
Reseach Article
Design Space Exploration for a Custom VLIW Architecture
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 61 - Number 8 |
| Year of Publication: 2013 |
| Authors: M.k.jain, Veena Ramnani |
10.5120/9951-4598
|
M.k.jain, Veena Ramnani . Design Space Exploration for a Custom VLIW Architecture. International Journal of Computer Applications. 61, 8 ( January 2013), 31-35. DOI=10.5120/9951-4598
Abstract
The increasing complexity of algorithms and embedded systems constraints has lead to advanced design methodologies. Hardware/Software co-design methodology has made it possible to find an optimal architecture for a given application by exploring the design space before building a real hardware prototype. The Design Space Exploration is basically exploring the various processor architectures in order to search for a processor architecture that satisfies different conflicting criteria such as chip area, speed, power consumption or on-chip memory requirements. The output is a set of different architectures representing the different tradeoffs. Retargetable compiler is an important tool in design space exploration (DSE). Retargetable compiler is capable of generating code for different target processors, by reusing most of the code. The objective of this research is to develop a retargetable compiler that can generate efficient code in terms of code size, cycle count and retargetability efforts for a VLIW processor.
References
- Jain,M. K. , Kumar,A. , Balakrishnan,M. and Gangwar,A. (2005) Customizing Embedded Processors for Specific Applications, In proceedings of Recent Trends in Practice and Theory of Information Technology, Proc. of NRB Seminar, 10-11 January 2005, NPOL, Cochin, pp. 261-284
- Jain, M. K. , Balakrishnan, M. and Kumar, A. (2001) ASIP Design Methodologies: Survey and Issues, In proceedings of the Fourteenth International Conference on VLSI Design, 2001, 3-7 Jan. 2001, Pages: 76-81
- Jain, M. K. , Balakrishnan, M. and Kumar A. (2004), Efficient Technique for Exploring Register File Size in ASIP Design', IEEE TCAD of VLSI, vol. 23, No. 12, pp. 1693-1699, Dec. 2004.
- V. Brost, F. Yang, M. Paindavoine and N. Farrugia, "Multiple Modular VLIW Processors based on FPGA", Journal of Electronic Imaging SPIE. Vol. 16 (2), pp. 023001:1-10, April-June 2007.
- J. A. Fisher, P. Faraboschi and C. Young, "Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools", Elsevier Morgan Kauffman, New York, 2005.
- P. Faraboschi, G. Brown and al. , "LX: A technology platform for customizable VLIW embedded processing", Proc. of the 27th annual International Symposium of Computer Architecture, June 2000.
- Hewlett-Packard Laboratories, VEX Toolchain, http://www. hpl. hp. com/downloads/vex.
- Fisher Joseph A (1991), Global Code Generation for Instruction-Level Parallelism: Trace Scheduling-2. Workshop on Advanced Compilation Techniques for Novel Machine Architecture, Jerusalem, 1991
Index Terms
Keywords