Random Articles
Reseach Article
VLSI Architecture of Pipelined Booth Wallace MAC Unit
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 57 - Number 11 |
| Year of Publication: 2012 |
| Authors: Naveen Kumar, Manu Bansal, Navnish Kumar |
10.5120/9157-2669
|
Naveen Kumar, Manu Bansal, Navnish Kumar . VLSI Architecture of Pipelined Booth Wallace MAC Unit. International Journal of Computer Applications. 57, 11 ( November 2012), 14-18. DOI=10.5120/9157-2669
Abstract
This paper describes the pipelined architecture of high-speed modified Booth Wallace Multiply and Accumulator. The proposed multiply and accumulate circuits are based on the Booth algorithm and the pipelining techniques, which are most widely used to accelerate the multiplication speed. A 32-bit MAC Unit is designed in which the multiplication is done using the Modified Booth Wallace Multiplier and in the final stage addition of multiplier and in accumulator the Carry Select Adder is used and the pipelining is done in the Booth Multiplier and Wallace Tree. This MAC is described in VHDL and synthesized the circuit using 90 nm standard cell library on FPGA and Synopsys Design Compiler. This MAC has higher speed than conventional Booth Wallace MAC Unit.
References
- Koc, C. K. , "RSA Hardware Implementation",RSA Laboratories, RSA Data Security, Inc. 1996.
- Abdelgawad, A. , Bayoumi, M. , "High Speed and Area-Efficient Multiply Accumulate (MAC) Unit for Digital Signal Processing Applications", IEEE International Symposium on Circuits and Systems, pp . 3199 – 3202, 2007.
- Fayed, Ayman A. , Bayoumi, Magdy A. , "A Merged Multiplier-Accumulator for high speed signal processing applications", IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), pp 3212 -3215, 2002.
- A. D. Booth, "A Signed Binary Multiplication Technique", Quarterly J. Mechan Appl. Math. , vol. IV, 1951.
- Macsorley, O. L. , "High-Speed Arithmetic in Binary Computers", Proceedings of the IRE ,vol. 49, pp 67 – 91, 1961.
- Kim Soojin; Cho Kyeongsoon; "Design of High speed Modified Booth Multipliers Operating at GHz Ranges", World Academy of Science, Engineering and Technology, Issue 61, January 2010.
- Oklobdzija, V. G. ; Villeger, D. ; Liu, S. S. ; "A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach" IEEE Transactions on Computers, vol. 45, pp 294 – 306, 1996.
- P. Devi and A. Girdher, "Improved Carry Select Adder with Reduced Area and Low Power Consumption", International Journal of Computer Applications (0975– 8887) vol. 3 – No. 4, June 2010.
- R. P. P. ,Singh; B. Singh and P. Kumar, "Performance Analysis Of Fast Adders Using VHDL", International Conference on Advances in Recent Technologies in Communication and Computing, 2009.
- A. A. A. , Gutub and H. A. , Tahhan, "Efficent Adders To Speedup Modular Multiplication for Cryptography", Computer Engineering Department, KFUPM, Dhahran, SAUDI ARABIA, 2001.
- B. Parhami, "Computer Arithmetic, Algorithm and Hardware Design", Oxford University Press, New York, pp. 73-137, 2000.
- K. C. Chang, "Digital system design with VHDL and Synthesis" An integrated Approach IEE Computer Society, pp 408-437, 1999.
- Design Compiler User Guide v1999. 10.
- Himanshu Bhatnagar; "Advanced ASIC Chip Synthesis" using Synopsys Design Compiler, Physical Compiler and Prime Time, 2nd ed. . Kluwer Academic Publishers, 2002.
- Weng Fook Lee, "VHDL Coding and Logic Synthesis with Synopsys" Academic Press pp. 147-227, 2000.
- Hima Bindu Kommuru Hamid Mahmoodi, "ASIC Design Flow Tutorial Using Synopsys Tools", Nano-Electronics & Computing Research Lab School of Engineering San Francisco State University San Francisco, CA Spring 2009.
- Deschamps, J. P. ; Bioul, G. J. A; Sutter,G. D. ; "Synthesis of Arithmetic Circuits"; FPGA, ASIC and Embedded Systems, John Wily & Sons Inc. , Publication, 2006.
Index Terms
Keywords