CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Implementation of High Speed Fixed Point CORDIC Techniques

by Sukhpreet Kaur, Kulbir Singh
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 56 - Number 3
Year of Publication: 2012
Authors: Sukhpreet Kaur, Kulbir Singh
10.5120/8874-2854

Sukhpreet Kaur, Kulbir Singh . Implementation of High Speed Fixed Point CORDIC Techniques. International Journal of Computer Applications. 56, 3 ( October 2012), 35-41. DOI=10.5120/8874-2854

@article{ 10.5120/8874-2854,
author = { Sukhpreet Kaur, Kulbir Singh },
title = { Implementation of High Speed Fixed Point CORDIC Techniques },
journal = { International Journal of Computer Applications },
issue_date = { October 2012 },
volume = { 56 },
number = { 3 },
month = { October },
year = { 2012 },
issn = { 0975-8887 },
pages = { 35-41 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume56/number3/8874-2854/ },
doi = { 10.5120/8874-2854 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:57:56.670841+05:30
%A Sukhpreet Kaur
%A Kulbir Singh
%T Implementation of High Speed Fixed Point CORDIC Techniques
%J International Journal of Computer Applications
%@ 0975-8887
%V 56
%N 3
%P 35-41
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Implementation of Original CORDIC, Control CORDIC and Angle Recoding CORDIC of 16-bit, 24-bit and 32-bit fixed point number have been done in this paper. VHDL is used to modelled these architectures. Original CORDIC, Control CORDIC and Angle Recoding CORDIC are synthesized and targeted for Xilinx Virtex 5 FPGA and the results calculated for 16-bit and 24-bit has shown satisfactory improvement in speed.

References
  1. J. Volder, "The CORDIC Trigonometric Computing Technique," IRE Transactions on Electronic Computers, vol. EC-8, no. 3, pp. 330-334, 1959.
  2. J. Walther, "A Unified Algorithm for Elementary Functions," Proceedings of Spring Joint Computer Conference, vol. 38, pp. 379-385, 1971.
  3. S. Wang and E. Swartzlander, "Critically Damped CORDIC Algorithm," Proceedings of the 37th Midwest Symposium on Circuits and Systems, vol. 1, pp. 236-239, 1994.
  4. Y. Hu and S. Naganathan, "An Angle Recoding Method for CORDIC Algorithm Implementation," IEEE Transactions on Computers, vol. 42, no. 1, pp. 99-102, 1993.
  5. T. Rodrigues and E. Swartzlander, "Adaptive CORDIC: Using Parallel Angle Recoding to Accelerate Rotations," IEEE Transactions on Computers, vol. 59, no. 4, pp. 522-531, 2010.
  6. R. Andraka, "A survey of CORDIC algorithm for FPGA based computers," International Symposium on Field Programmable Gate Arrays, no. 2, pp. 191-200, 1998.
  7. M. Ercegovac and L. Tomas, "Redundant and On-Line CORDIC: Application to Matrix Triangularization and SVD," IEEE Transactions on Computers, vol. 39, pp. 725-740, 1990.
  8. J. Duprat and J. Muller, "The CORDIC Algorithm: New Results for Fast VLSI Implementation," IEEE Transactions on Computers, vol. 42, no. 2, pp. 168-178, 1993.
Index Terms

Computer Science
Information Sciences

Keywords

CORDIC algorithm VHDL Fixed Point representation

Powered by PhDFocusTM