Random Articles
Reseach Article
An Efficient Design of Vedic Multiplier using new Encoding Scheme
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 53 - Number 11 |
| Year of Publication: 2012 |
| Authors: Jai Skand Tripathi, Priya Keerti Tripathi, Deepti Shakti Tripathi |
10.5120/8463-2346
|
Jai Skand Tripathi, Priya Keerti Tripathi, Deepti Shakti Tripathi . An Efficient Design of Vedic Multiplier using new Encoding Scheme. International Journal of Computer Applications. 53, 11 ( September 2012), 6-10. DOI=10.5120/8463-2346
Abstract
This paper presents a design of efficient Digital Vedic Multiplier using the Vedic sutras from ancient Indian Vedic mathematics. If we are looking towards the signal processing, we will find multipliers and adders plays a very important roll. In fact if we make our focus we can see speed of the Digital signal processing systems is mainly dependent on multipliers and adders. A processor requires more hardware and processing time during multiplication rather than addition and subtraction. In this paper we proposed a new digital Vedic multiplier structure based on a new encoding algorithm. We found that this algorithm reduces the number of partial products so reduces the adders. Thus multiplier is going to faster. In this paper we use Xilinx VHDL module for simulation of Encoder.
References
- Swami Bharati Krshna Tirtha, "Vedic Mathematics," Motilal Banarsidass Publishers, Delhi, 1965.
- Vedic Mathematics [Online]. Available: http://www. hinduism. co. za/ vedic. htm
- Prabir Saha, Arindham Banerajee, Partha Battacharyya, Anup Dhandapat,"High speed design of complex multiplier using Vedic Mathematics", Proceeding of the 2011 IEEE student technology symposium,IIT kharagpur, jan. 2011.
- Sumit Vaidya & Deepak Dandekar, "Delay-Power performance comparison of Multipliers in VLSI circuit design", International journal of Computer Networks & Communications, July 2010.
- Pushpalata Verma, "Design of 4*4 bit Multiplier using EDA Tool", Vol 48 International journal of Computer Application,2012
- Harpreet singh Dhillon & Abhijiit Mitra, " A Digital Multiplier Architecture using Urdhava Tiryakbhyam Sutra of Vedic Mathematics" IEEE Conference Proceeding,2008
- Nidhi Mittal, Abhijeet Kumar, "Hardware implementation of FFT using vertically and crosswise Algorithm"vol 35 International journal of Computer Application, 2011.
- Mr. Abhishek Gupta, Mr. Utsav Malviya, Prof. Vinod Kapse, "A Novel Approach to Design High Speed Arithmetic Logic Unit Based on Ancient Vedic Multiplication Technique" Vol. 2 International Journal of Modern Engineering Research. 2012
- P. D. Chidgupkar, Mangesh T. Karad,"The implementation of Vedic Algorithms in Digital Signal Processing" Global J. of Education, Vol. 8 2004.
- Dr. S. M. Khairnar, Ms. Sheetal Kapade, Mr. Naresh Ghorpade "Vedic Mathematics-The cosmic software for implementation of Fast Algorithms"
- Mr. Ashish Raman, Anvesh Kumar and R. K. sarin, "High speed Reconfigurable FFT Design By Vedic Mathematics" Vol. 1 Journal of computer science and Engineering, 2010.
- K. C. Chang "Digital System design with VHDL and synthesis" IEEE Computer society, Willey Publication.
Index Terms
Keywords