The week's pick
Random Articles
Reseach Article
The Design of High Performance Asynchronous Pipelines with Quasi Delay-Insensitive
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 52 - Number 16 |
| Year of Publication: 2012 |
| Authors: D. Jayanthi, M. Rajaram |
10.5120/8289-1862
|
D. Jayanthi, M. Rajaram . The Design of High Performance Asynchronous Pipelines with Quasi Delay-Insensitive. International Journal of Computer Applications. 52, 16 ( August 2012), 35-41. DOI=10.5120/8289-1862
Abstract
VLSI Design looking towards to solve design constructions that arises when using clock pulses. The majority of the constrains can be overcome by using asynchronous logic, additionally synchronous circuits has some inherent advantages over synchronous counterparts. This paper demonstrates the design of efficient asynchronous pipelines for some standard logic circuits and medium scale integration (MSI) circuits. The performance analysis of various templates is designed for different standard logics and MSI circuits. The QDI templates are highly tolerant of process variations due to the up and down transitions are sensed. QDI circuits are quite robust in terms of process variations and design tolerances. In this work, expose a timing assumption used in staticizers for QDI logic and apply it to other parts of circuits. Goal of this work is to optimize circuits with respect to area and power while maintaining the robustness.
References
- Montek singh and steven M. Nowick The design of High performance dynamic asynchoronous pipelines; Lookahead style IEEE Transactions on Very Large Scale Integration systems. 2007.
- Alain J. Martin ,Asynchronous Techniques for System-on-Chip Design, Vol. 0018- 9219_2006. IEEE 94, No. 6, June 2006 , Proceedings of the IEEE.
- D. M. Chapiro, Globally-Asynchronous,Locally-Synchronous Systems, Ph. D. dissertation, Stanford Univ. , Stanford, CA, 1984, Stanford CS Tech. Rep. STAN-CS-84-1026.
- LARS S. NIELSEN AND JENS SPARSO, Designing Asynchronous Circuits for Low Power:An IFIR Filter Bank for a Digital Hearing Aid, proceedings of the ieee, vol. 87, no. 2, February 1999.
- J. Cortadella et al. , Logic Synthesis of Asynchronous Controllers and Interfaces. New York:Springer-Verlag, 2002.
- I. E. Sutherland,"Micropipelines," Commun. ACM, vol. 32, pp. 720-738,Jun 1989.
- Montek Singh and Steven M. Nowick, "MOUSETRAP: High-Speed Transition- Signaling Asynchronous Pipelines", IEEE transactions very on large scale integration (VLSI) systems, vol. 15, no. 6, June 2007.
- Furber, S. B. and P. Day, 1996. Four-Phase Micropipeline Latch Control Circuits. IEEE Trans. Very Large Scale Integration (VLSI) Syst. , 4: 247- 253. DOI: 10. 1109/92. 502196.
- Balasubramania, P. , 2011. A Robust Asynchronous Early Output Full Adder. WSEAS, Trans. Circuits Syst. , 10: 221-230.
- LaFrieda, C. and R. Manohar, 2009. Reducing power consumption with relaxed quasi delay-insensitive circuits. Proceedings of the 15th IEEE Symposium on Asynchronous Circuits and Systems, May 17- 20, IEEE Xplore Press, Washington, USA, pp: 217-226. DOI: 10. 1109/ASYNC. 2009. 9.
- AlainJ. Martin ,Asynchronous Techniques for System-on-Chip Design, Vol. 0018- 9219_2006. IEEE 94, No. 6, June 2006 , Proceedings of the IEEE.
- R. Manohar, "Width-adaptive data word architectures," in Adv. Res. VLSI, 2001, pp. 112–129.
Index Terms
Keywords