Random Articles
Reseach Article
Highly Expandable Reconfigurable Platform using Multi-FPGA based Boards
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 51 - Number 12 |
| Year of Publication: 2012 |
| Authors: Saifullah Hammad, Muhammad Hasnain |
10.5120/8094-1674
|
Saifullah Hammad, Muhammad Hasnain . Highly Expandable Reconfigurable Platform using Multi-FPGA based Boards. International Journal of Computer Applications. 51, 12 ( August 2012), 15-20. DOI=10.5120/8094-1674
Abstract
Reconfigurable computing has become an essential part of research since last few decades. By placing computationally intensive applications in the reconfigurable logic area of the system, the remarkable performance gains have been found. Among the different research directions in the domain of reconfigurable computing, the use of multiple reconfigurable devices has become the most promising solution for highly expandable reconfigurable computing platforms. In this research paper an emerging design of a Multi-FPGA based platform has been presented with the characteristics of being highly expandable for incorporating many devices according to future needs. The design of this platform is encountering the capability of being usable for highly scalable reconfigurable computing applications. The presented platform is based on an emerging concept of using multi-dimensional computing nodes with most optimal configuration propagation latencies.
References
- Scott Hauck, "The Role of FPGAs in Reprogrammable Syatems" in: Proceedings of the IEEE, Vol. 86, No. 4, pp. 615-639, April, 1998.
- k. Compton, S. Hauck, Reconfigurable Computing: a survey of systems and software, ACM Computing Surveys 34 (2) (2002).
- P. K. Chan, M. Schlag, M. Martin, "BORG: A Reconfigurable Prototyping Board Using Field-Programmable Gate Arrays", Proceedings of the 1st International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, pp. 47-51, 1992.
- K. Yamada, H. Nakada, A. Tsutsui, N. Ohta, "High-Speed Emulation of Communication Circuits on a Multiple-FPGA System", 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994.
- J. Varghese, M. Butts, J. Batcheller, "An Efficient Logic Emulation System", IEEE Transactions on VLSI Systems, Vol. 1, No. 2, pp. 171-174, June 1993.
- Lu Wan, Chen Dong and Deming Chen "A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance", International Journal of Reconfigurable Computing Volume 2012 (2012), Article ID 163542
- Rajeev Wankar and Rajendra Akerkar "Reconfigurable architectures and algorithms: A research survey (2009)" International Journal of Computer Science and Applications (2009), Techno mathematics Research Foundation Vol. 6, No. 1, pp. 108 – 123
- Mateusz Majer, Jürgen Teich, Ali Ahmadinia, and Christophe Bobda "The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-Based Computer", in Journal of VLSI Signal Processing Systems, Kluwer Academic Publisher (Springer), Vol. 47, No. 1, pp. 15-31, April 2007.
- Lu Wan, Chen Dong, and Deming Chen "A New Coarse-Grained Reconfigurable Architecture with Fast Data Relay and Its Compilation Flow", Symposium on Application Accelerators in High-Performance Computing (SAAHPC), July 2009.
- C. Bolchini, L. Fossati, D. Merodio Codinachs, A. Miele, C. Sandionigi "A Reliable Reconfiguration Controller for Fault-Tolerant Embedded Systems on Multi-FPGA Platforms", Defect and Fault Tolerance (DFT) Proceedings of the 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems Pages 191-199
- RAW Project, Laboratory for Computer Science, MIT. http://cag-www. lcs. mit. edu/raw/
- Garp Project, BRASS Research Group. UC Berkeley http://brass. cs. berkeley. edu/garp. html
- PipeRench Project, Carnegie Mellon Umiversity http://www. ece. cmu. edu/research/piperench
- Andreas Weisensee, Darran Nathan: Project Proteus, "A Self-Reconfigurable Computing Platform Hardware Architecture" arXiv:cs/0411075v1 [cs. AR] 20 Nov 2004.
- G. Venkataramani, W. Najjar, F. Kurdhai, N. Bagherzadeh, W. Bohm: A compiler framework of mapping applications to a coarse-grained reconfigurable computer architecture, in: Proceedings of the 2001 international conference on compilers, Architecture and Synthesis for Embedded Systems (CASE'01) 2001, pp. 116-125
- P. Lysaght, "Dynamically Reconfigurable Logic in Undergraduate Projects", in W. Moore, W. Luk, Eds. ,FPGAs, Abingdon, England: Abingdon EE&CS Books, pp. 424-436, 1991.
- Stephen H. Hall, Garrett W. Hall, James A. McCall, "A Handbook of Interconnect Theory and Design Practices"
Index Terms
Keywords