CFP last date
20 December 2024
Call for Paper
January Edition
IJCA solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 20 December 2024

Submit your paper
Know more
The week's pick
Responsive image
Improved Shuffled Frog Leaping Algorithm with Self-Adaptive Shuffling for Fuzzy Logic PD+G Controller Optimization in Robotic Manipulators

Duc Hoang Nguyen
Random Articles
Reseach Article

Circuit-level Design of a Power Supply Unit with Extra Low-noise Output for Portable Integrated SoCs

by Hamed Aminzadeh, Ali Bakhshi
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 50 - Number 14
Year of Publication: 2012
Authors: Hamed Aminzadeh, Ali Bakhshi
10.5120/7836-0746

Hamed Aminzadeh, Ali Bakhshi . Circuit-level Design of a Power Supply Unit with Extra Low-noise Output for Portable Integrated SoCs. International Journal of Computer Applications. 50, 14 ( July 2012), 1-6. DOI=10.5120/7836-0746

@article{ 10.5120/7836-0746,
author = { Hamed Aminzadeh, Ali Bakhshi },
title = { Circuit-level Design of a Power Supply Unit with Extra Low-noise Output for Portable Integrated SoCs },
journal = { International Journal of Computer Applications },
issue_date = { July 2012 },
volume = { 50 },
number = { 14 },
month = { July },
year = { 2012 },
issn = { 0975-8887 },
pages = { 1-6 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume50/number14/7836-0746/ },
doi = { 10.5120/7836-0746 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:48:15.755181+05:30
%A Hamed Aminzadeh
%A Ali Bakhshi
%T Circuit-level Design of a Power Supply Unit with Extra Low-noise Output for Portable Integrated SoCs
%J International Journal of Computer Applications
%@ 0975-8887
%V 50
%N 14
%P 1-6
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Switch-mode voltage regulators are considered as the dominant choice for low-power integrated power supplies. Employing the advantages of a switch-mode voltage regulator in 0. 18µm CMOS technology, a power supply has been designed for a complete System-on-Chip (SoC). While offering enough drive capability for the entire system, the supply provides an extra highly-regulated output for noise-sensitive analog blocks. At first, a front-end buck regulator converts the time-variant unregulated input voltage to an initially-regulated general voltage. To further regulate this voltage for noise-sensitive blocks, a new continuous-time buffered voltage source has been added to the circuit. To maximize power efficiency and to benefit from an initially-regulated input, this source is connected to the front-end switch-mode regulator output. For proper operation, the minimum input voltage to the supply is 1. 3V. With this minimum input voltage, the 1. 1V switching regulator sources up to 1A output current. The continuous-time 0. 9V- buffered source provides up to 100mA for noise-sensitive units. It converts the 1. 1V regulated voltage to a 0. 9V smooth output.

References
  1. V. Binet, Y. Savaria, M. Meunier, and Y. Gagnon, "Modeling the Substrate Noise Injected by a DC-DC Converter," Proc. IEEE Int. conf. on Circuits and Systems (ISCAS 2007), pp. 309-312, 2007.
  2. V. Gupta, and G. A. Rincon-Mora, "A Low Dropout, CMOS Regulator with High PSR Over Wideband Frequencies," Proc. IEEE Int. Symp. on Circuits and Systems, pp. 4245-4248, K Japan, 2005.
  3. H. Aminzadeh, R. Lotfi, and K. Mafinezhad, "Low-Dropout Voltage Reference: An Approach to Low-Temperature-Sensitivity Architectures with High Drive Capability," Electronics Letters, Vol. 45, Issue 24, pp. 1200,1201, Nov. 2009.
  4. H. P. Forghani-Zadeh and G. A. Rincon-Mora, "Fast and Reliable Top-Level Simulation Strategy for Mixed-Signal Integrated Circuits and its Application to DC–DC converters," IET Circuits Devices Syst. , 2007, pp. 143–150, Jan. 2007.
  5. H. P. Forghani-Zadeh, and G. A. Rincon-Mora, "Low-Power CMOS Ramp Generator Circuit for DC-DC Converters," J. Low Power Electronics, vol. 2, pp. 1-5, 2006.
  6. B. Sahu, and G. A. Rincón-Mora,"A Low-Voltage, Dynamic, Noninverting, Synchronous Buck-Boost Converter for Portable Applications," IEEE Trans. Power Electronics, vol. 19, Mar 2004.
  7. M. D. Mulligan, B. Broach, and T. H. Lee, "A 3MHz Low-Voltage Buck Converter with Improved Light Load Efficiency," Int. Solid State Circuit Conf. (ISSCC), Dig. Tech. Papers, pp. 528-529, 2007.
  8. K. Schulmeyer, A Sigma-Delta Based DC-DC Converter, MSc. Dissertation, Texas Tech University, Dec. 2007.
  9. C. F. Lee and P. K. T. Mok, "A Monolithic Current-Mode CMOS DC-DC Converter with On-Chip Current-Sensing Technique," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 3-14, Jan. 2004.
  10. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.
  11. Y. Bing, L. Xinquan, Y. Qiang, and J. Xinzhang, "A Novel Compact Soft-Start Circuit with Internal Circuitry for DC-DC Converters," Proc. 7th Int. Conf. on ASIC (ASICON'07), pp. 450-453, 2007.
  12. K. N. Leung and P. K. T. Mok, "A Sub-1-V 15ppm/°C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device," IEEE J. Solid-State Circuits, pp. 526-530, Apr. 2002.
  13. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Analysis of Buck Converters for On-Chip Integration with a Dual Supply Voltage Microprocessor," IEEE Trans. VLSI Syst. , vol. 11, pp. 514–522, June 2003.
Index Terms

Computer Science
Information Sciences

Keywords

Frequency compensation linear regulators low-dropout regulators output noise power-supply rejection stability switch-mode regulators voltage reference

Powered by PhDFocusTM