CFP last date
20 December 2024
Reseach Article

Design of High Performance Multiplier Unit using SDTBNS for DSP Applications

by Subhashis Maitra, Amitabha Sinha and
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 49 - Number 9
Year of Publication: 2012
Authors: Subhashis Maitra, Amitabha Sinha and
10.5120/7656-0760

Subhashis Maitra, Amitabha Sinha and . Design of High Performance Multiplier Unit using SDTBNS for DSP Applications. International Journal of Computer Applications. 49, 9 ( July 2012), 26-36. DOI=10.5120/7656-0760

@article{ 10.5120/7656-0760,
author = { Subhashis Maitra, Amitabha Sinha and },
title = { Design of High Performance Multiplier Unit using SDTBNS for DSP Applications },
journal = { International Journal of Computer Applications },
issue_date = { July 2012 },
volume = { 49 },
number = { 9 },
month = { July },
year = { 2012 },
issn = { 0975-8887 },
pages = { 26-36 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume49/number9/7656-0760/ },
doi = { 10.5120/7656-0760 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:45:51.127237+05:30
%A Subhashis Maitra
%A Amitabha Sinha and
%T Design of High Performance Multiplier Unit using SDTBNS for DSP Applications
%J International Journal of Computer Applications
%@ 0975-8887
%V 49
%N 9
%P 26-36
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper, a new number system "Single Digit Triple Base Number System (SDTBNS)" using 2, 3 and 5 as the bases have been introduced. Advantages of SDTBNS over Single Digit Double Base Number System (SDDBNS) have been discussed here. Dynamic range of the numbers represented in SDTBNS has also been dealt with in details. Analysis on complexity of the multiplication unit and execution time reveal the novelty of the proposed number system. Application of this number system in digital signal processing(DSP) has been explored and an efficient implementation of linear convolution has been presented.

References
  1. Vassil S Dimitrov, Graham A. Jullien, Senior Member, IEEE, and William C. Miller, Senior Member, IEEE ,Theory and Application of the Double- Base Number System, IEEE Transaction on Computers, Vol. 48, No. 10,Oct. 1999.
  2. P. Kornerup, "Comp. Arithmetic: Exploiting Redundancy in No. Representations," Proc. ASAP '95, Strasbourg, France .
  3. A. Avizienis, "Signed-digit Number Representation for Fast Parallel Arithmetic", IRE Trans. Electronic Computer
  4. V. S. Dimitrov, G. A. Jullien and W. C. Miller, "An Algorithm for Modular Exponentiation", Information Processing Letters, vol. 66, no. 3, pp. 155-159, 1998.
  5. T. N. Shorey and R. Tijdeman, "Exponential Diophantine Equations, Cambridge University Press,1986.
  6. S. S. Pillai, "On the equation 2a - 2b = 3c – 3d ", Bulletin of the Calcutta Math. Soc. , vol. 37, pp. 15- 20, 1945.
  7. V. Dimitrov and T. V. Cooklev, "Two algorithm for modular exponentiation based on nonstandard arithmetic", IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science, vol. E78-A, no. 1, pp. 82 -87, Jan. 1995, special issue on cryptography and information security.
  8. J. A. Solinas, "Low-weight binary representations for pairs of integers", Center for Applied Cryptographic Research, University of Waterloo, Waterloo, ON, Canada, Research Report CORR 2001-41, 2001.
  9. J. Adikari, V. Dimitrov and L. Imbert, "Hybrid Binary-Ternary Joint Sparse Form and its Application in Elliptic Curve Cryptography", Draft, July 2, 2008, supported by the Natural Science and Engineering Research Council of Canada.
  10. D. Hankerson, A. Menezes and S. Vanstone, Guide to Elliptic Curve Cryptography, Springer, 2004.
  11. Pavel Sinha, Amitabha Sinha, Krishanu Mukherjee and Kenneth Alan Newton, "Triple Base Number Digital and Numerical Processing System", Patent filed under E. S. P. Microdesign Inc. , Pennsylvania, U. S. A. , U. S. Pat. App. No. 11/488, 138.
  12. S. Sadeghi-Emamchaie, G. A. Jullien, V. S. Dimitrov and W. C. Miller, "Digital Arithmetic using analog Arrays", Proc. , Eighth Great Lakes Symp. on VLSI, pp. 202-207, L. L. , Feb. 98.
  13. S. Maitra, A. Sinha, "A Single Digit Tripple Base Number System – A New Concept for Implementing High Performance Multiplier Unit for DSP Aplications", Proceedings of the sixth International Conference on Information, Communication and Signal Processing(ICICS2007), December, 10-13,2007.
  14. S. Maitra, A. Sinha, "Architecture of Mixed Radix Number System –A New Approach of Designing Digital Filter", proceedings of the 10th IASTED International Conference on Signal and Image Processing(SIP2008), August, 18-20,2008, Kailua-Kona, HI, U. S. A.
Index Terms

Computer Science
Information Sciences

Keywords

SDTBNS SDDBNS DSP FIR Filter DFT DIT Linear Convolution FFT