The week's pick
Reseach Article
Galeorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 48 - Number 8 |
| Year of Publication: 2012 |
| Authors: V. Leela Rani, M. Madhavi Latha, A. Sai Ramesh |
10.5120/7370-0146
|
V. Leela Rani, M. Madhavi Latha, A. Sai Ramesh . Galeorstack- A Novel Leakage Reduction Technique for Low Power VLSI Design. International Journal of Computer Applications. 48, 8 ( June 2012), 29-38. DOI=10.5120/7370-0146
Abstract
Leakage power consumption plays a significant role in current CMOS technology. International Technology Roadmap for semiconductors reports that leakage power consumption dominates the total chip power consumption as technology advances to nano scale. Most of the battery operated applications such as cell phones, Laptops etc requires a longer battery life, which can be made possible by controlling leakage current flowing through the CMOS gate. This paper presents leakage current mechanisms and different leakage reduction techniques to reduce leakage power consumption. We propose a novel leakage reduction technique named "Galeorstack" which can achieve better leakage reduction by maintaining exact logic state than the other techniques discussed in this paper. The proposed technique has been verified and compared with the other techniques for NOR and EXOR logic circuits and implemented using standard cells of 90nm CMOS process from CADENCE TOOLS. GaleorStack technique would be the best choice to the designer for the low leakage and less delay while achieving exact logic state.
References
- Se Hun Kim, Vincent J. Moone, "Sleepy keeper:a New Approach to Low-leakage Power VLSI Design," in VLSI SOC conference, 2006, PP. 367-372.
- Jun Cheol Park and Vincent J. Moone III , "Sleepy Stack Leakage Reduction," in IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION(VLSI)SYSTEMS,vol. 14, No. 11,November 2006, PP. 1250-1263.
- Farzan Fallah, Massoud Pedram "Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits" in IEICE Transactions,2005,pp. 509-519.
- Ndubuisi Ekekwe, Ralph Etienne-Cummings, "Power dissipation sources and possible control techniques in ultra deep submicron CMOS technologies" Microelectronics journal37,2006,pp. 851-860.
- Kaushik Roy, Hamid Mahmoodi -Meimand and Saibal Mukhopadhyay "Leakage current mechanisms and leakage current reduction techniques in Deep submicrometer CMOS circuits,"Proceedings of IEEE,vol. 91,No. 2,Feb 2003.
- International Technology Roadmap for Semiconductors by Semiconductor Industry Association, http://public. itrs. net, 2005.
- J. C. Park, V. J. Mooney III and P. Pfeiffenberger, "Sleepy Stack Reduction of Leakage Power," Proceeding of the international Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.
- J. Park, "Sleepy Stack: a New Approach to Low Power VLSI and Memory," Ph. D. Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005. [Online]Available http://etd. gatech. edu/theses
- Cadence Design Systems, http://www. cadence. com/
- S. Narendra, V. D. S. Borkar, D. Antoniadis, and A. Chandrakasan,"Scaling of stack effect and its application for leakage reduction," in Proc. Int. Symp. Low Power Electron. Des. , 2001, pp. 195–200.
- M. Johnson, D. Somasekhar, L. -Y. Chiou, and K. Roy, "Leakage control with efficient use of transistor stacks in single threshold CMOS,"IEEE Trans. Very Large Scale Integr. (VLSI) Syst. , vol. 10, no. 1, pp. 1–5, Feb. 2002.
Index Terms
Keywords