The week's pick
Reseach Article
Four Stage Pipelined 16 bit RISC on Xilinx Spartan 3AN FPGA
| International Journal of Computer Applications |
| Foundation of Computer Science (FCS), NY, USA |
| Volume 48 - Number 6 |
| Year of Publication: 2012 |
| Authors: Aboobacker Sidheeq.v.m |
10.5120/7352-0093
|
Aboobacker Sidheeq.v.m . Four Stage Pipelined 16 bit RISC on Xilinx Spartan 3AN FPGA. International Journal of Computer Applications. 48, 6 ( June 2012), 29-38. DOI=10.5120/7352-0093
Abstract
This paper describes the design and implementation of a 16 bit 4 stage pipelined Reduced Instruction Set Computer (RISC) processor on a Xilinx Spartan 3AN Field programmable gate array (FPGA). The processor implements the Harvard memory architecture, so the instruction and data memory spaces are both physically and logically separate. The RISC processor architecture presented in this paper is designed by six units, they are instruction cache, instruction unit, decode unit, execute unit, data cache unit and register file unit. The processor has been described using Verilog HDL, simulated using ModelSim 6. 5-SE simulator and synthesized using Xilinx ISE 11. 1i. The proposed processor has been implemented and physically tested Xilinx FPGA Spartan 3AN development board, It uses ChipScope Pro 9. 2i embedded logic analyzer to monitor any or all of the signals in the design.
References
- J. L. Hennessy, D. A. Patterson. 2003,'Computer Organization and Design: The Hardware/Software Interface', 2nd Edition, Morgan Kaufmann.
- D. J. Smith. (2010), 'HDL Chip Design', International Edition, Doone Publications,
- A. S. Tanenbaum. 2000, 'Structured Computer Organization', 4th Edition, Prentice-Hall
- Luker, Jarrod D. , Prasad, Vinod B. 2001, 'RISC system design in an FPGA', MWSCAS 2001, v2, , p532536.
- David A. Patterson, and John L Hennessy. 2006, 'Computer Architecture A Quantitative Approach', 4th Edition?.
- Vincent P. Heuring, and Harry F. Jordan. 2003, 'Computer Systems Design and Architecture', 2nd Edition. .
- W. Stallings. 2003 'Computer Organization & Architecture. Designing for Performance'. Prentice Hall, 6th edition.
- Wayne Wolf. 2005, 'FPGA Based System Design', Prentice Hall.
- Samir Palnitkar. 1996,'Verilog HDL A guide to Digital Design and Synthesis', SunSoft Pre.
- ChipScope pro logic anlyser. 2010, 'Support, Documentation and Software Manual. Available at: http://www. xilinx. com/support/documentation/sw_manuals/chipscope_pro_sw_cores_10_1_ug029. pdf'
- Brunelli Claudio. 2006, Cinelli Federico, Rossi Davide, Nurmi Jari, "A VHDL model and implementation of a coarsegrain reconfigurable coprocessor for a RISC core", 2nd Conference on Ph. D. Research in MicroElectronics andElectronics Proceedings,PRIME, , p 229232.
Index Terms
Keywords