International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 47 - Number 3 |
Year of Publication: 2012 |
Authors: Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu |
10.5120/7169-9750 |
Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu . Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic. International Journal of Computer Applications. 47, 3 ( June 2012), 27-32. DOI=10.5120/7169-9750
In this paper a new approach of reducing power for a given system is developed that is self resetting logic, a parallel compressor is developed for multiplier by reducing its power with facilitation of this low power logic technique. By using this technique the power dissipation is significantly reduced with respect to other logics. By implementing the parallel compressor the performance of the circuit is increases.