CFP last date
20 January 2025
Call for Paper
February Edition
IJCA solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 20 January 2025

Submit your paper
Know more
The week's pick
Responsive image
SFLA-Based Line Balancing and Task Optimization in Master-Slave Controlled Hanger Transportation Systems for Garment Production

Duc Hoang Nguyen
Random Articles
Reseach Article

Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic

by Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu
journal cover thumbnail

International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 47 - Number 3
Year of Publication: 2012
Authors: Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu
10.5120/7169-9750

Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu . Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic. International Journal of Computer Applications. 47, 3 ( June 2012), 27-32. DOI=10.5120/7169-9750

@article{ 10.5120/7169-9750,
author = { Suparshya Babu Sukhavasi, Susrutha Babu Sukhavasi, Vijaya Bhaskar Madivada, Habibulla Khan, S R Sastry Kalavakolanu },
title = { Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic },
journal = { International Journal of Computer Applications },
issue_date = { June 2012 },
volume = { 47 },
number = { 3 },
month = { June },
year = { 2012 },
issn = { 0975-8887 },
pages = { 27-32 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume47/number3/7169-9750/ },
doi = { 10.5120/7169-9750 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:40:56.587917+05:30
%A Suparshya Babu Sukhavasi
%A Susrutha Babu Sukhavasi
%A Vijaya Bhaskar Madivada
%A Habibulla Khan
%A S R Sastry Kalavakolanu
%T Implementation of Low Power Parallel Compressor for Multiplier using Self Resetting Logic
%J International Journal of Computer Applications
%@ 0975-8887
%V 47
%N 3
%P 27-32
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

In this paper a new approach of reducing power for a given system is developed that is self resetting logic, a parallel compressor is developed for multiplier by reducing its power with facilitation of this low power logic technique. By using this technique the power dissipation is significantly reduced with respect to other logics. By implementing the parallel compressor the performance of the circuit is increases.

References
  1. Woo Jin Kim, Yong-Bin Kim, ?A Localized Self-Resetting Gate Design Methodology for Low Power? IEEE 2001.
  2. M. E. Litvin and S. Mourad, ?Self-reset logic for fast arithmetic applications,? IEEE Transactions on Very Large Scale Integration Systems, vol. 13, no. 4, pp. 462–475, 2005.
  3. L. Wentai, C. T. Gray, D. Fan, W. J. Farlow, T. A. Hughes, and R. K. Cavin, ?250-MHz wave pipelined adder in 2-?m CMOS,? IEEE Journal of Solid-State Circuits, vol. 29, no. 9, pp. 1117–1128, 1994.
  4. D. Patel, P. G. Parate, P. S. Patil, and S. Subbaraman, ?ASIC implementation of 1-bit full adder,? in Proc. 1st Int. Conf. Emerging TrendsEng. Technol. , Jul. 2008, pp. 463–467.
  5. M. Lehman and N. Burla, ?Skip techniques for high-speed carry Propagation in binary arithmetic units,? IRE Trans. Electron. comput. , vol. EC-10, pp. 691–698, Dec. 1962.
  6. R. A. Haring, M. S. Milshtein, T. I. Chappell, S. H. Dong and B. A. Chapell, "Self resseting logic and incrementer" in Proc. IEEE Int. Symp. VLSI Circuits, 1996 pp. 18-19.
  7. G. Yee and C. Sechen, " Clock-delayed domino for adder and combinational logic design" in proc. IEEE/ACM Int. Conf. Computer Design, Oct. , 1996, pp. 332-337.
  8. P. Ng, P. T. Balsara, and D. Steiss, ?Performance of CMOS Differential Circuits,? IEEE J. of Solid-State Circuits, vol. 31, no. 6, pp. 841-846, June 1996.
  9. P. Srivastava, A. Pua, and L. Welch, . Issues in the Design of Domino Logic Circuits, Proceedings of the IEEE Great Lakes Symposium on VLSI, pp. 108-112, February 1998.
  10. W. Zhao and Y. Cao. ?New generation of predictive technology model for sub-45nm design exploration,? In IEEE Intl. Symp. On Quality Electronics Design, 2006
  11. CMOS Logic Circuit Design 2002 John P Uyemura
Index Terms

Computer Science
Information Sciences

Keywords

High Speed Vlsi Self-resetting Logic (srl) Topologies Power Dissipation

Powered by PhDFocusTM