International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 47 - Number 22 |
Year of Publication: 2012 |
Authors: Ale Imran |
![]() |
Ale Imran . Performance Evaluation of Dual-X CCII designed using Bulk CMOS and Hybrid approach @ 32nm Technology Node. International Journal of Computer Applications. 47, 22 ( June 2012), 34-39. DOI=10.5120/7490-0553
There is a rapid need to explore the design issues of circuits in deep submicron nodes. This paper presents the design and performance analysis of Dual-X CCII, a widely used analog building block using state of the art Si CMOS and a proposed Hybrid (employing both CMOS and CNFET) configuration at 32nm. Current bandwidths port resistances along with power consumption have been chosen as the parameters for comparison. HSPICE simulator has been used to carry out the extensive simulations at a reduced power supply of ±0. 9V