CFP last date
20 December 2024
Reseach Article

Image Processing using IP Core Generator through FPGA

by B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 46 - Number 24
Year of Publication: 2012
Authors: B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana
10.5120/7148-9694

B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana . Image Processing using IP Core Generator through FPGA. International Journal of Computer Applications. 46, 24 ( May 2012), 48-52. DOI=10.5120/7148-9694

@article{ 10.5120/7148-9694,
author = { B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana },
title = { Image Processing using IP Core Generator through FPGA },
journal = { International Journal of Computer Applications },
issue_date = { May 2012 },
volume = { 46 },
number = { 24 },
month = { May },
year = { 2012 },
issn = { 0975-8887 },
pages = { 48-52 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume46/number24/7148-9694/ },
doi = { 10.5120/7148-9694 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:40:32.745384+05:30
%A B. Murali Krishna
%A K. Gnana Deepika
%A B. Raghu Kanth
%A V. G. Swaroop Vemana
%T Image Processing using IP Core Generator through FPGA
%J International Journal of Computer Applications
%@ 0975-8887
%V 46
%N 24
%P 48-52
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Xilinx CORE Generator System generates and delivers parameterizable cores optimized for Xilinx FPGAs. CORE Generator is mainly used to create high density, high performance designs in Xilinx FPGAs in less time. The CORE Generator is included with the ISE WebPack and ISE Foundation software and comes with an extensive library of Xilinx LogiCORE IP. These include DSP functions, memories, storage elements, math functions and a variety of basic elements. Xilinx provides a flexible Block Memory Generator core to create compact, high-performance memories running at up to 450 MHz. Block Memory Generator provides single port and dual port block memory. These memory types differ in selection of operating modes.Matlab tool is used to convert the image that is being processed to .coe file format. Xilinx Core Generator is used to store the coefficient file(.coe) in single port Block ROM by defining the width and depth of the image and image is displayed on VGA monitor using Digilent Nexys2 FPGA Board.

References
  1. http://www.xilinx.com/ise/products/coregen_overview.pdf
  2. http://www.xilinx.com/support/documentation/ip_documentation/sp_block_mem.pdf
  3. http://www.xilinx.com/support/documentation/ip_documentation/sp_block_mem.pdf
  4. http://www.nalanda.nitc.ac.in/industry/appnotes/xilinx/documents/dsp/docs/mem_dp_block.pdf
  5. Xilinx Inc., Spartan-3e FPGA starter kit Board user guide
  6. http://www.xilinx.com/tools/coregen.htm
  7. VHDL_NEXYS_Example24
Index Terms

Computer Science
Information Sciences

Keywords

Xilinx IP CORE Generator VGA(Videos Graphics Array) Blocm Memory Generator Coefficient File