International Journal of Computer Applications |
Foundation of Computer Science (FCS), NY, USA |
Volume 46 - Number 24 |
Year of Publication: 2012 |
Authors: B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana |
10.5120/7148-9694 |
B. Murali Krishna, K. Gnana Deepika, B. Raghu Kanth, V. G. Swaroop Vemana . Image Processing using IP Core Generator through FPGA. International Journal of Computer Applications. 46, 24 ( May 2012), 48-52. DOI=10.5120/7148-9694
Xilinx CORE Generator System generates and delivers parameterizable cores optimized for Xilinx FPGAs. CORE Generator is mainly used to create high density, high performance designs in Xilinx FPGAs in less time. The CORE Generator is included with the ISE WebPack and ISE Foundation software and comes with an extensive library of Xilinx LogiCORE IP. These include DSP functions, memories, storage elements, math functions and a variety of basic elements. Xilinx provides a flexible Block Memory Generator core to create compact, high-performance memories running at up to 450 MHz. Block Memory Generator provides single port and dual port block memory. These memory types differ in selection of operating modes.Matlab tool is used to convert the image that is being processed to .coe file format. Xilinx Core Generator is used to store the coefficient file(.coe) in single port Block ROM by defining the width and depth of the image and image is displayed on VGA monitor using Digilent Nexys2 FPGA Board.