We apologize for a recent technical issue with our email system, which temporarily affected account activations. Accounts have now been activated. Authors may proceed with paper submissions. PhDFocusTM
CFP last date
20 December 2024
Reseach Article

Modified Booth Multiplier with Carry Select Adder using 3-stage Pipelining Technique

by Kulvir Singh, Dilip Kumar
International Journal of Computer Applications
Foundation of Computer Science (FCS), NY, USA
Volume 44 - Number 14
Year of Publication: 2012
Authors: Kulvir Singh, Dilip Kumar
10.5120/6334-8710

Kulvir Singh, Dilip Kumar . Modified Booth Multiplier with Carry Select Adder using 3-stage Pipelining Technique. International Journal of Computer Applications. 44, 14 ( April 2012), 35-38. DOI=10.5120/6334-8710

@article{ 10.5120/6334-8710,
author = { Kulvir Singh, Dilip Kumar },
title = { Modified Booth Multiplier with Carry Select Adder using 3-stage Pipelining Technique },
journal = { International Journal of Computer Applications },
issue_date = { April 2012 },
volume = { 44 },
number = { 14 },
month = { April },
year = { 2012 },
issn = { 0975-8887 },
pages = { 35-38 },
numpages = {9},
url = { https://ijcaonline.org/archives/volume44/number14/6334-8710/ },
doi = { 10.5120/6334-8710 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-02-06T20:35:35.278661+05:30
%A Kulvir Singh
%A Dilip Kumar
%T Modified Booth Multiplier with Carry Select Adder using 3-stage Pipelining Technique
%J International Journal of Computer Applications
%@ 0975-8887
%V 44
%N 14
%P 35-38
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper presents a high-speed and low area 16 ×16 bit Modified Booth Multiplier (MBM) by using Carry Select Adder (CSA) and 3-stage pipelining technique. CSA improves the performance of MBM and pipelining technique reduces the delay time. Using these techniques, the delay is reduced by 56% and the numbers of SLICES and LUT's are reduced by 4% as compared to high speed MBM. The multiplier circuit is designed using VHDL and simulated using Xilinx ISE Simulator. The power metric of the MBM is evaluated using Cadence tools

References
  1. Wen-Chang Yeh and Chein-Wei Jen, "High-speed Booth encoded parallel multiplier design", IEEE Transaction on Computers, vol. 49, pp. 692-701, July 2000.
  2. Hwang-Cherng Chow and I-Chyn Wey, "A 3. 3V 1GHz high speed pipelined Booth multiplier", Proceedings of IEEE ISCAS, vol. 1, pp. 457-460. ,May 2002 .
  3. S. B. Tatapudi and J. G. Delgado-Frias, "Designing pipelined systems with a clock period Approaching pipeline register delay," Proceedings of IEEE MWSCAS, vol. 1, pp. 871-874, Aug. 2005.
  4. A. D. Booth, "A signed binary multiplication technique", Quarterly J. Mechanical and Applied Math, vol. 4, pp. 236-240, 1951.
  5. W. C. Yen and C. W. Jen, "High-speed booth encoded parallel multiplier design," IEEE Transaction on Computers , vol. 49, pp. 692–701, Jul. 2000.
  6. C. S. Wallace, "A suggestion for parallel multipliers", IEEE Transaction on Electron and Computers, vol. 13, pp. 14–17, Feb. 1964.
  7. J. Fadavi-Ardekani, "M × N booth encoded multiplier generator using optimized Wallace trees", IEEE Transaction on Very Large Scale Integration (VLSI) System, vol. 1, pp. 120–125, 1993.
  8. P. J. ; De Michelli, G. , "Circuit and Architecture Trade for High-Speed Multiplication", IEEE Journal Solid State Circuits, vol. 26, pp. 1184-1198, Sept. 1991.
  9. V. Oklobdzija, "High-Speed VLSI Arithmetic Units: Adders and Multipliers in Design of High-Performance Microprocessor Circuits", Book Chapter, Book edited by A Chandrakasan, IEEE Press, 2000.
  10. Soojin Kim and Kyeongsoon Cho. , "Design of High-speed Modified Booth Multipliers Operating at GHz Ranges", World Academy of Science, Engineering and Technology, 2010.
  11. B. Ramkumar and Harish M Kittur, "Low-Power and Area-Efficient Carry Select Adder", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, pp. 371-375, Feb. 2012.
Index Terms

Computer Science
Information Sciences

Keywords

Carry Select Adder (csa) Pipelining Modified Booth Multiplier Xilinx Isim Cadence